The power of VHDL-without the complexity!
Want to leverage VHDL's remarkable power without bogging down in its notorious complexity? Get A VHDL Primer, Third Edition. This up-to-the-minute introduction to VHDL focuses on the features you need to get results-with extensive practical examples so you can start writing VHDL models immediately.
Written by Jayaram Bhasker, one of the world's leading VHDL course developers, this best-selling guide has been completely updated to reflect the popular IEEE STD_LOGIC_1164 package. With Bhasker's help, you'll master all these key VHDL techniques:
The book's extensive hardware modeling coverage includes modeling of regular structures, delays, conditional operations, state machines, Moore and Mealy FSMs, clock dividers and much more. You'll find new coverage of text I/O and test benches, as well as complete listings of the IEEE TD_LOGIC_1164 package. J. Bhasker has helped tens of thousands of professionals master VHDL. With A VHDL Primer, Third Edition, it's your turn to succeed.
Le informazioni nella sezione "Riassunto" possono far riferimento a edizioni diverse di questo titolo.
VHDL is an IEEE standard as well as an ANSI standard language for describing digital designs--but it is a large and verbose language with many complex constructs that have complex semantic meaning, and is difficult to understand initially. (VDHL is often quoted as an acronym for Very Hard Description Language!) This primer--updated to include the new standard just released by the IEEE (IEEE Std 1076-1993)--uses a subset of the language to introduce VDHL to readers at the beginner's level. It explains the complex constructs of the language using an example-based approach. Covers topics such as basic language elements, behavioral modeling, dataflow modeling, structural modeling, generics and configurations, subprograms and overloading, packages and libraries, advanced features, model simulation, and hardware modeling examples. For both hardware and software designers interested in learning VHDL.About the Author:
J. Bhasker (Ph.D., University of Minnesota) is a member of the Technical Staff at AT&T Bell Laboratories, Allentown, PA, where he is currently working on a high-level synthesis tool that would synthesize net-lists from C or VHDL behavioral descriptions. He teaches courses on VHDL and VHDL Synthesis to internal AT&T designers as well as at Lehigh University. He is the author of A VHDL Primer (Prentice Hall) and numerous professional papers and articles. Dr. Bhasker has served as Program Committee member and session chair for the VHDL International Users Forum and was the recipient of the Honeywell Excel Pioneer Award (1987).
Le informazioni nella sezione "Su questo libro" possono far riferimento a edizioni diverse di questo titolo.
Descrizione libro Prentice Hall, 1994. Textbook Binding. Condizione libro: New. 1. Codice libro della libreria DADAX0131814478
Descrizione libro Prentice-Hall. Condizione libro: New. pp. 324. Codice libro della libreria 5269501
Descrizione libro Hardcover. Condizione libro: BRAND NEW. BRAND NEW. Fast Shipping. Prompt Customer Service. Satisfaction guaranteed. Codice libro della libreria 0131814478BNA
Descrizione libro Condizione libro: Brand New. Book Condition: Brand New. Codice libro della libreria 97801318144791.0