Articoli correlati a Fault Tolerant & Testable Sequential Reversible...

Fault Tolerant & Testable Sequential Reversible Circuit Design: A Designers Approach to Realize Fault Tolerant Sequential Reversible Circuit - Brossura

 
9783659671685: Fault Tolerant & Testable Sequential Reversible Circuit Design: A Designers Approach to Realize Fault Tolerant Sequential Reversible Circuit

Sinossi

Fast growing computing demands the power consumption and chip size issues are posing challenges for logic design with conventional technologies because of the above reliability in conventional technologies is also becoming important. Reversible computing is emerging as an alternative that offers high computation speed, high packaging density and low heat dissipation. This book expands on many of the most popular reversible computing topics such as sequential reversible building block, parity preservation and fault tolerant characteristics of sequential circuits for addressing the reliability issues. In this book, we have reported a Pareek gate suitable for low cost flip-flops design and then design methodology to develop flip-flops are incorporated. Finally, these circuits have been converted into fault tolerant circuits by preserving their parity and designs of offline as well as online testable circuits have been proposed. In addition, the text book presents the statistical results of proposed designs over quantum cost as well as other optimization parameters with existing circuits in literature and a significant improvement is achieved in almost all the parameters.

Le informazioni nella sezione "Riassunto" possono far riferimento a edizioni diverse di questo titolo.

  • EditoreLAP LAMBERT Academic Publishing
  • Data di pubblicazione2015
  • ISBN 10 3659671681
  • ISBN 13 9783659671685
  • RilegaturaCopertina flessibile
  • LinguaInglese
  • Numero di pagine76

Compra usato

58 Seiten Am unteren Buchschnitt...
Visualizza questo articolo

EUR 14,95 per la spedizione da Germania a U.S.A.

Destinazione, tempi e costi

EUR 23,00 per la spedizione da Germania a U.S.A.

Destinazione, tempi e costi

Risultati della ricerca per Fault Tolerant & Testable Sequential Reversible...

Immagini fornite dal venditore

Pareek, Vishal und Sushil Chandra Jain:
ISBN 10: 3659671681 ISBN 13: 9783659671685
Antico o usato Brossura

Da: Roland Antiquariat UG haftungsbeschränkt, Weinheim, Germania

Valutazione del venditore 5 su 5 stelle 5 stelle, Maggiori informazioni sulle valutazioni dei venditori

58 Seiten Am unteren Buchschnitt mittels Stempel als "Mängelexemplar" gekennzeichnet, jedoch innen wie außen ein sehr gutes Exemplar, fast wie neu. Die Leseseiten sind tadellos, sauber und ohne Anstreichungen. 9783659671685 Sprache: Englisch Gewicht in Gramm: 127 Taschenbuch, Größe: 15.2 x 0.5 x 22.9 cm. Codice articolo 257038

Contatta il venditore

Compra usato

EUR 26,50
Convertire valuta
Spese di spedizione: EUR 14,95
Da: Germania a: U.S.A.
Destinazione, tempi e costi

Quantità: 1 disponibili

Aggiungi al carrello

Immagini fornite dal venditore

Vishal Pareek
ISBN 10: 3659671681 ISBN 13: 9783659671685
Nuovo Taschenbuch
Print on Demand

Da: BuchWeltWeit Ludwig Meier e.K., Bergisch Gladbach, Germania

Valutazione del venditore 5 su 5 stelle 5 stelle, Maggiori informazioni sulle valutazioni dei venditori

Taschenbuch. Condizione: Neu. This item is printed on demand - it takes 3-4 days longer - Neuware -Fast growing computing demands the power consumption and chip size issues are posing challenges for logic design with conventional technologies because of the above reliability in conventional technologies is also becoming important. Reversible computing is emerging as an alternative that offers high computation speed, high packaging density and low heat dissipation. This book expands on many of the most popular reversible computing topics such as sequential reversible building block, parity preservation and fault tolerant characteristics of sequential circuits for addressing the reliability issues. In this book, we have reported a Pareek gate suitable for low cost flip-flops design and then design methodology to develop flip-flops are incorporated. Finally, these circuits have been converted into fault tolerant circuits by preserving their parity and designs of offline as well as online testable circuits have been proposed. In addition, the text book presents the statistical results of proposed designs over quantum cost as well as other optimization parameters with existing circuits in literature and a significant improvement is achieved in almost all the parameters. 76 pp. Englisch. Codice articolo 9783659671685

Contatta il venditore

Compra nuovo

EUR 35,90
Convertire valuta
Spese di spedizione: EUR 23,00
Da: Germania a: U.S.A.
Destinazione, tempi e costi

Quantità: 2 disponibili

Aggiungi al carrello

Immagini fornite dal venditore

Vishal Pareek
ISBN 10: 3659671681 ISBN 13: 9783659671685
Nuovo Taschenbuch
Print on Demand

Da: AHA-BUCH GmbH, Einbeck, Germania

Valutazione del venditore 5 su 5 stelle 5 stelle, Maggiori informazioni sulle valutazioni dei venditori

Taschenbuch. Condizione: Neu. nach der Bestellung gedruckt Neuware - Printed after ordering - Fast growing computing demands the power consumption and chip size issues are posing challenges for logic design with conventional technologies because of the above reliability in conventional technologies is also becoming important. Reversible computing is emerging as an alternative that offers high computation speed, high packaging density and low heat dissipation. This book expands on many of the most popular reversible computing topics such as sequential reversible building block, parity preservation and fault tolerant characteristics of sequential circuits for addressing the reliability issues. In this book, we have reported a Pareek gate suitable for low cost flip-flops design and then design methodology to develop flip-flops are incorporated. Finally, these circuits have been converted into fault tolerant circuits by preserving their parity and designs of offline as well as online testable circuits have been proposed. In addition, the text book presents the statistical results of proposed designs over quantum cost as well as other optimization parameters with existing circuits in literature and a significant improvement is achieved in almost all the parameters. Codice articolo 9783659671685

Contatta il venditore

Compra nuovo

EUR 39,90
Convertire valuta
Spese di spedizione: EUR 28,65
Da: Germania a: U.S.A.
Destinazione, tempi e costi

Quantità: 1 disponibili

Aggiungi al carrello

Immagini fornite dal venditore

Vishal Pareek|Sushil Chandra Jain
ISBN 10: 3659671681 ISBN 13: 9783659671685
Nuovo Brossura
Print on Demand

Da: moluna, Greven, Germania

Valutazione del venditore 5 su 5 stelle 5 stelle, Maggiori informazioni sulle valutazioni dei venditori

Condizione: New. Dieser Artikel ist ein Print on Demand Artikel und wird nach Ihrer Bestellung fuer Sie gedruckt. Autor/Autorin: Pareek VishalVishal Pareek has completed his M.Tech degree in Computer Science & Engineering from UCE, Rajasthan Technical University, Kota, Rajasthan under the guidance of Dr. Sushil Chandra Jain in 2014. His main research interests. Codice articolo 17694401

Contatta il venditore

Compra nuovo

EUR 34,25
Convertire valuta
Spese di spedizione: EUR 48,99
Da: Germania a: U.S.A.
Destinazione, tempi e costi

Quantità: Più di 20 disponibili

Aggiungi al carrello