Source-Synchronous Networks-On-Chip: Circuit and Architectural Interconnect Modeling

Mandal, Ayan; Khatri, Sunil P.; Mahapatra, Rabi

ISBN 10: 1461494044 / ISBN 13: 9781461494041

Editore: Springer, 2013

Riguardo questo articolo

Codice articolo ABLIING23Mar2716030037693

Dati bibliografici

Titolo: Source-Synchronous Networks-On-Chip: Circuit...

Casa editrice: Springer

Data di pubblicazione: 2013

Legatura: Rilegato

Condizione: New

Descrizione articolo

Riassunto:

This book describes novel methods for network-on-chip (NoC) design, using source-synchronous high-speed resonant clocks. The authors discuss NoCs from the bottom up, providing circuit level details, before providing architectural simulations. As a result, readers will get a complete picture of how a NoC can be designed and optimized. Using the methods described in this book, readers are enabled to design NoCs that are 5X better than existing approaches in terms of latency and throughput and can also sustain a significantly greater amount of traffic.

Contenuti:

Introduction.- Clock Distribution for fast Networks-on-Chip.- Fast Network-on-Chip Design.- Fast On-Chip Data transfer using Sinusoid Signals.- Conclusion and Future Work.