The operation of semiconductor devices depends upon the use of electrical potential barriers (such as gate depletion) in controlling the carrier densities (electrons and holes) and their transport. Although a successful device design is quite complicated and involves many aspects, the device engineering is mostly to devise a "best" device design by defIning optimal device structures and manipulating impurity profIles to obtain optimal control of the carrier flow through the device. This becomes increasingly diffIcult as the device scale becomes smaller and smaller. Since the introduction of integrated circuits, the number of individual transistors on a single chip has doubled approximately every three years. As the number of devices has grown, the critical dimension of the smallest feature, such as a gate length (which is related to the transport length defIning the channel), has consequently declined. The reduction of this design rule proceeds approximately by a factor of 1. 4 each generation, which means we will be using 0. 1-0. 15 ). lm rules for the 4 Gb chips a decade from now. If we continue this extrapolation, current technology will require 30 nm design rules, and a cell 3 2 size < 10 nm , for a 1tb memory chip by the year 2020. new problems keep hindering the high-performance requirement. well-known, but older, problems include hot carrier effects, short-channel effects, etc. a potential problem, which illustrates the need for quantum transport, is caused by impurity fluctuations. 10="" nm="" ,="" for="" a="" 1tb="" memory="" chip="" by="" the="" year="" 2020.="" new="" problems="" keep="" hindering="" the="" high-performance="" requirement.="" well-known,="" but="" older,="" problems="" include="" hot="" carrier="" effects,="" short-channel="" effects,="" etc.="" a="" potential="" problem,="" which="" illustrates="" the="" need="" for="" quantum="" transport,="" is="" caused="" by="" impurity="">
Le informazioni nella sezione "Riassunto" possono far riferimento a edizioni diverse di questo titolo.
`This work is outstanding....The charm of the work lies herein, that it presents in a coherent fashion a great deal of valuable material. I strongly recommend it in particular to graduate students in experimental semiconductor physics.'
Contemporary Physics
Lectures: Introduction to Quantum Transport; C. Jacoboni, D.K. Ferry. Traditional Modeling of Semiconductor Devices; C.M. Snowden. Quantum Confined Systems: Wells, Wires, and Dots; U. Rössler. Fabrication of Nanoscale Devices; M.A. Reed, J.W. Sleight. Artificial Impurities in Quantum Wires and Dots; A.S. Sachrajda, et al. Mesoscopic Devices-What Are They? T.J. Thornton. Trajectories in Quantum Transport; J.R. Barker. Two-dimensional Dynamics of Electrons Passing through a Point Contact; C. Jacoboni, et al. Localized Acoustic Phonons in Low Dimensional Structures; N.A. Bannov, et al. Contributed Papers: Vapor Etching of Beam-deposited Carbon on Silicon Dioxide Films; J.M. Ryan, et al. Electron Heating in GaAs Due to Electron-Electron Interactions; B. Brill, M. Beiblum. Transport and Optical Spectroscopy of an Array of Quantum Dots with Strong Coulomb Correlations; C.A. Stafford, S. Das Sarma. Three Dimensional Quantum Transport Simulations of Transmission Fluctuations in a Quantum Dot; S.K. Kirby, et al. Acoustic Scattering of Electrons in a Narrow Quantum Well; A. Matulionis, C. Jacoboni. Nonohmic Phononassisted Landauer Resistance V.L. Gurevich, et al. Acoustic Phonon Relaxation in Valence Band Quantum Wells; G. Edwards, et al. 28 additional articles. Index.
Le informazioni nella sezione "Su questo libro" possono far riferimento a edizioni diverse di questo titolo.
EUR 8,00 per la spedizione da Francia a Italia
Destinazione, tempi e costiEUR 9,70 per la spedizione da Germania a Italia
Destinazione, tempi e costiDa: Ammareal, Morangis, Francia
Hardcover. Condizione: Comme neuf. Edition 1995. Ammareal reverse jusqu'à 15% du prix net de cet article à des organisations caritatives. ENGLISH DESCRIPTION Book Condition: Used, As new. Edition 1995. Ammareal gives back up to 15% of this item's net price to charity organizations. Codice articolo F-060-206
Quantità: 1 disponibili
Da: moluna, Greven, Germania
Gebunden. Condizione: New. Proceedings of a NATO ASI held in Il Ciocco, Italy, July 17-30, 1994 The operation of semiconductor devices depends upon the use of electrical potential barriers (such as gate depletion) in controlling the carrier densities (electrons and holes) an. Codice articolo 458416999
Quantità: Più di 20 disponibili
Da: Ria Christie Collections, Uxbridge, Regno Unito
Condizione: New. In. Codice articolo ria9780306449994_new
Quantità: Più di 20 disponibili
Da: Books Puddle, New York, NY, U.S.A.
Condizione: New. pp. 556 Index. Codice articolo 263069619
Quantità: 1 disponibili
Da: Lucky's Textbooks, Dallas, TX, U.S.A.
Condizione: New. Codice articolo ABLIING23Feb2215580099260
Quantità: Più di 20 disponibili
Da: Majestic Books, Hounslow, Regno Unito
Condizione: New. pp. 556 52:B&W 6.14 x 9.21in or 234 x 156mm (Royal 8vo) Case Laminate on White w/Gloss Lam. Codice articolo 5859692
Quantità: 1 disponibili
Da: Biblios, Frankfurt am main, HESSE, Germania
Condizione: New. pp. 556. Codice articolo 183069625
Quantità: 1 disponibili
Da: Best Price, Torrance, CA, U.S.A.
Condizione: New. SUPER FAST SHIPPING. Codice articolo 9780306449994
Quantità: 1 disponibili
Da: Mispah books, Redhill, SURRE, Regno Unito
Hardcover. Condizione: Like New. Like New. book. Codice articolo ERICA75803064499946
Quantità: 1 disponibili
Da: AHA-BUCH GmbH, Einbeck, Germania
Buch. Condizione: Neu. Neuware - The operation of semiconductor devices depends upon the use of electrical potential barriers (such as gate depletion) in controlling the carrier densities (electrons and holes) and their transport. Although a successful device design is quite complicated and involves many aspects, the device engineering is mostly to devise a 'best' device design by defIning optimal device structures and manipulating impurity profIles to obtain optimal control of the carrier flow through the device. This becomes increasingly diffIcult as the device scale becomes smaller and smaller. Since the introduction of integrated circuits, the number of individual transistors on a single chip has doubled approximately every three years. As the number of devices has grown, the critical dimension of the smallest feature, such as a gate length (which is related to the transport length defIning the channel), has consequently declined. The reduction of this design rule proceeds approximately by a factor of 1. 4 each generation, which means we will be using 0. 1-0. 15 ). lm rules for the 4 Gb chips a decade from now. If we continue this extrapolation, current technology will require 30 nm design rules, and a cell 3 2 size 10 nm , for a 1Tb memory chip by the year 2020. New problems keep hindering the high-performance requirement. Well-known, but older, problems include hot carrier effects, short-channel effects, etc. A potential problem, which illustrates the need for quantum transport, is caused by impurity fluctuations. Codice articolo 9780306449994
Quantità: 2 disponibili