Advanced Asic Chip Synthesis: Using Synopsys Design Compiler, Physical Compiler, and Primetime - Rilegato
Sinossi
Advanced ASIC Chip Synthesis: Using Synopsys® Design Compiler® Physical Compiler® and PrimeTime®, Second Edition describes the advanced concepts and techniques used towards ASIC chip synthesis, physical synthesis, formal verification and static timing analysis, using the Synopsys suite of tools. In addition, the entire ASIC design flow methodology targeted for VDSM (Very-Deep-Sub-Micron) technologies is covered in detail.
The emphasis of this book is on real-time application of Synopsys tools, used to combat various problems seen at VDSM geometries. Readers will be exposed to an effective design methodology for handling complex, sub-micron ASIC designs. Significance is placed on HDL coding styles, synthesis and optimization, dynamic simulation, formal verification, DFT scan insertion, links to layout, physical synthesis, and static timing analysis. At each step, problems related to each phase of the design flow are identified, with solutions and work-around described in detail. In addition, crucial issues related to layout, which includes clock tree synthesis and back-end integration (links to layout) are also discussed at length. Furthermore, the book contains in-depth discussions on the basis of Synopsys technology libraries and HDL coding styles, targeted towards optimal synthesis solution.
Target audiences for this book are practicing ASIC design engineers and masters level students undertaking advanced VLSI courses on ASIC chip design and DFT techniques.
Le informazioni nella sezione "Riassunto" possono far riferimento a edizioni diverse di questo titolo.
Contenuti
Foreword. Preface. Acknowledgements. About the Author. 1. ASIC Design Methodology. 2. Tutorial. 3. Basic Concepts. 4. Synopsis Technology Library. 5. Partitioning and Coding Styles. 6. Constraining Designs. 7. Optimizing Designs. 8. Design for Test. 9. Links to Layout & Post Layout Opt. 10. Physical Synthesis. 11. SDF Generation. 12. Primetime Basics. 13. Static Timing Analysis. Appendix A. Appendix B. Index.
Product Description
Book by Bhatnagar Himanshu
Le informazioni nella sezione "Su questo libro" possono far riferimento a edizioni diverse di questo titolo.
Altre edizioni note dello stesso titolo
Risultati della ricerca per Advanced Asic Chip Synthesis: Using Synopsys Design...
Foto dell'editore
Advanced ASIC Chip Synthesis: Using Synopsys® Design Compiler⢠Physical Compiler⢠and PrimeTime®
Da: HPB-Red, Dallas, TX, U.S.A.
Valutazione del venditore 5 su 5 stelle
Hardcover. Condizione: Good. Connecting readers with great books since 1972! Used textbooks may not include companion materials such as access codes, etc. May have some wear or writing/highlighting. We ship orders daily and Customer Service is our top priority! Codice articolo S_334019020
Compra usato
EUR 75,54
Spedizione EUR 3,22
Spedito in U.S.A.
Spedito in U.S.A.
Quantità: 1 disponibili
Foto dell'editore
Advanced ASIC Chip Synthesis: Using Synopsys® Design Compiler⢠Physical Compiler⢠and PrimeTime®
Da: Books From California, Simi Valley, CA, U.S.A.
Valutazione del venditore 5 su 5 stelle
hardcover. Condizione: Very Good. Some shelf wear. Codice articolo mon0003654387
Compra usato
EUR 84,11
Spedizione EUR 4,29
Spedito in U.S.A.
Spedito in U.S.A.
Quantità: 2 disponibili
Foto dell'editore
Advanced ASIC Chip Synthesis: Using Synopsys(r) Design Compiler(tm) Physical Compiler(tm) and Primetime(r)
Editore:
Springer, New York, NY, 2001
ISBN 10: 0792376447
ISBN 13: 9780792376446
Antico o usato
Rilegato
Da: Lost Books, AUSTIN, TX, U.S.A.
Valutazione del venditore 5 su 5 stelle
Hard cover. 2nd 2002 ed. Sewn binding. Cloth over boards. 328 p. Contains: Unspecified. Audience: General/trade. Very good. Appears rarely used, if ever. May show slight shelf wear. All pages are crisp, clean, and unmarked. Codice articolo Alibris.0014733
Compra usato
EUR 86,70
Spedizione EUR 4,29
Spedito in U.S.A.
Spedito in U.S.A.
Quantità: 1 disponibili
Foto dell'editore
Advanced ASIC Chip Synthesis: Using Synopsys® Design Compiler⢠Physical Compiler⢠and PrimeTime®
Da: WorldofBooks, Goring-By-Sea, WS, Regno Unito
Valutazione del venditore 5 su 5 stelle
Hardback. Condizione: Fair. A readable copy of the book which may include some defects such as highlighting and notes. Cover and pages may be creased and show discolouration. Codice articolo GOR014538418
Compra usato
EUR 90,99
Spedizione EUR 6,46
Spedito da Regno Unito a U.S.A.
Spedito da Regno Unito a U.S.A.
Quantità: 1 disponibili
Foto dell'editore
Advanced ASIC Chip Synthesis: Using Synopsys® Design Compiler? Physical Compiler? and PrimeTime®
Da: YESIBOOKSTORE, MIAMI, FL, U.S.A.
Valutazione del venditore 4 su 5 stelle
hardcover. Condizione: As New. Codice articolo 0792376447-VB
Compra usato
EUR 188,24
Spedizione gratuita
Spedito in U.S.A.
Spedito in U.S.A.
Quantità: 1 disponibili
Foto dell'editore
Advanced ASIC Chip Synthesis: Using Synopsys? Design Compiler? Physical Compiler? and PrimeTime?
Da: GoldBooks, Denver, CO, U.S.A.
Valutazione del venditore 5 su 5 stelle
Condizione: new. Codice articolo 11T89_67_0792376447
Compra nuovo
EUR 193,88
Spedizione EUR 3,65
Spedito in U.S.A.
Spedito in U.S.A.
Quantità: 1 disponibili
Foto dell'editore
Advanced ASIC Chip Synthesis : Using Synopsys® Design Compiler¿ Physical Compiler¿ and PrimeTime®
Da: Buchpark, Trebbin, Germania
Valutazione del venditore 5 su 5 stelle
Condizione: Gut. Zustand: Gut | Seiten: 364 | Sprache: Englisch | Produktart: Bücher | Advanced ASIC Chip Synthesis: Using Synopsys® Design Compiler® Physical Compiler® and PrimeTime®, Second Edition describes the advanced concepts and techniques used towards ASIC chip synthesis, physical synthesis, formal verification and static timing analysis, using the Synopsys suite of tools. In addition, the entire ASIC design flow methodology targeted for VDSM (Very-Deep-Sub-Micron) technologies is covered in detail. The emphasis of this book is on real-time application of Synopsys tools, used to combat various problems seen at VDSM geometries. Readers will be exposed to an effective design methodology for handling complex, sub-micron ASIC designs. Significance is placed on HDL coding styles, synthesis and optimization, dynamic simulation, formal verification, DFT scan insertion, links to layout, physical synthesis, and static timing analysis. At each step, problems related to each phase of the design flow are identified, with solutions and work-around described in detail. In addition, crucial issues related to layout, which includes clock tree synthesis and back-end integration (links to layout) are also discussed at length. Furthermore, the book contains in-depth discussions on the basis of Synopsys technology libraries and HDL coding styles, targeted towards optimal synthesis solution. Target audiences for this book are practicing ASIC design engineers and masters level students undertaking advanced VLSI courses on ASIC chip design and DFT techniques. Codice articolo 2700901/3
Compra usato
EUR 139,79
Spedizione EUR 105,00
Spedito da Germania a U.S.A.
Spedito da Germania a U.S.A.
Quantità: 1 disponibili
Immagini fornite dal venditore
Advanced ASIC Chip Synthesis
Da: moluna, Greven, Germania
Valutazione del venditore 4 su 5 stelle
Gebunden. Condizione: New. Codice articolo 5970320
Compra nuovo
EUR 206,40
Spedizione EUR 48,99
Spedito da Germania a U.S.A.
Spedito da Germania a U.S.A.
Quantità: Più di 20 disponibili
Immagini fornite dal venditore
Advanced ASIC Chip Synthesis
Print on DemandDa: BuchWeltWeit Ludwig Meier e.K., Bergisch Gladbach, Germania
Valutazione del venditore 5 su 5 stelle
Buch. Condizione: Neu. This item is printed on demand - it takes 3-4 days longer - Neuware -Advanced ASIC Chip Synthesis: Using Synopsys® Design Compiler® Physical Compiler® and PrimeTime®, Second Edition describes the advanced concepts and techniques used towards ASIC chip synthesis, physical synthesis, formal verification and static timing analysis, using the Synopsys suite of tools. In addition, the entire ASIC design flow methodology targeted for VDSM (Very-Deep-Sub-Micron) technologies is covered in detail. The emphasis of this book is on real-time application of Synopsys tools, used to combat various problems seen at VDSM geometries. Readers will be exposed to an effective design methodology for handling complex, sub-micron ASIC designs. Significance is placed on HDL coding styles, synthesis and optimization, dynamic simulation, formal verification, DFT scan insertion, links to layout, physical synthesis, and static timing analysis. At each step, problems related to each phase of the design flow are identified, with solutions and work-around described in detail. In addition, crucial issues related to layout, which includes clock tree synthesis and back-end integration (links to layout) are also discussed at length. Furthermore, the book contains in-depth discussions on the basis of Synopsys technology libraries and HDL coding styles, targeted towards optimal synthesis solution. Target audiences for this book are practicing ASIC design engineers and masters level students undertaking advanced VLSI courses on ASIC chip design and DFT techniques. 364 pp. Englisch. Codice articolo 9780792376446
Compra nuovo
EUR 246,09
Spedizione EUR 23,00
Spedito da Germania a U.S.A.
Spedito da Germania a U.S.A.
Quantità: 2 disponibili
Immagini fornite dal venditore
Advanced ASIC Chip Synthesis | Using Synopsys® Design Compiler(TM) Physical Compiler(TM) and PrimeTime®
Print on DemandDa: preigu, Osnabrück, Germania
Valutazione del venditore 5 su 5 stelle
Buch. Condizione: Neu. Advanced ASIC Chip Synthesis | Using Synopsys® Design Compiler(TM) Physical Compiler(TM) and PrimeTime® | Himanshu Bhatnagar | Buch | xxvi | Englisch | 2001 | Copernicus | EAN 9780792376446 | Verantwortliche Person für die EU: Springer Verlag GmbH, Tiergartenstr. 17, 69121 Heidelberg, juergen[dot]hartmann[at]springer[dot]com | Anbieter: preigu Print on Demand. Codice articolo 102407746
Compra nuovo
EUR 213,95
Spedizione EUR 70,00
Spedito da Germania a U.S.A.
Spedito da Germania a U.S.A.
Quantità: 5 disponibili