Articoli correlati a Advanced Asic Chip Synthesis: Using Synopsys Design...
Advanced Asic Chip Synthesis: Using Synopsys Design Compiler, Physical Compiler, and Primetime - Rilegato
Sinossi
Advanced ASIC Chip Synthesis: Using Synopsys® Design Compiler® Physical Compiler® and PrimeTime®, Second Edition describes the advanced concepts and techniques used towards ASIC chip synthesis, physical synthesis, formal verification and static timing analysis, using the Synopsys suite of tools. In addition, the entire ASIC design flow methodology targeted for VDSM (Very-Deep-Sub-Micron) technologies is covered in detail.
The emphasis of this book is on real-time application of Synopsys tools, used to combat various problems seen at VDSM geometries. Readers will be exposed to an effective design methodology for handling complex, sub-micron ASIC designs. Significance is placed on HDL coding styles, synthesis and optimization, dynamic simulation, formal verification, DFT scan insertion, links to layout, physical synthesis, and static timing analysis. At each step, problems related to each phase of the design flow are identified, with solutions and work-around described in detail. In addition, crucial issues related to layout, which includes clock tree synthesis and back-end integration (links to layout) are also discussed at length. Furthermore, the book contains in-depth discussions on the basis of Synopsys technology libraries and HDL coding styles, targeted towards optimal synthesis solution.
Target audiences for this book are practicing ASIC design engineers and masters level students undertaking advanced VLSI courses on ASIC chip design and DFT techniques.
Le informazioni nella sezione "Riassunto" possono far riferimento a edizioni diverse di questo titolo.
Contenuti
Foreword. Preface. Acknowledgements. About the Author. 1. ASIC Design Methodology. 2. Tutorial. 3. Basic Concepts. 4. Synopsis Technology Library. 5. Partitioning and Coding Styles. 6. Constraining Designs. 7. Optimizing Designs. 8. Design for Test. 9. Links to Layout & Post Layout Opt. 10. Physical Synthesis. 11. SDF Generation. 12. Primetime Basics. 13. Static Timing Analysis. Appendix A. Appendix B. Index.
Product Description
Book by Bhatnagar Himanshu
Le informazioni nella sezione "Su questo libro" possono far riferimento a edizioni diverse di questo titolo.
Compra usato
Condizioni: molto buonoZustand: Gut | Seiten: 364 | Sprache...
Visualizza questo articolo
EUR 28,07
EUR 9,90 per la spedizione da Germania a Italia
Destinazione, tempi e costiCompra nuovo
Visualizza questo articolo
EUR 206,40
EUR 9,70 per la spedizione da Germania a Italia
Destinazione, tempi e costi
Risultati della ricerca per Advanced Asic Chip Synthesis: Using Synopsys Design...
Foto dell'editore
Advanced ASIC Chip Synthesis : Using Synopsys® Design Compiler¿ Physical Compiler¿ and PrimeTime®
Da: Buchpark, Trebbin, Germania
Valutazione del venditore 5 su 5 stelle
Condizione: Gut. Zustand: Gut | Seiten: 364 | Sprache: Englisch | Produktart: Bücher. Codice articolo 2700901/3
Quantità: 1 disponibili
Foto dell'editore
Advanced ASIC Chip Synthesis: Using Synopsys® Design Compiler⢠Physical Compiler⢠and PrimeTime®
Da: Books From California, Simi Valley, CA, U.S.A.
Valutazione del venditore 5 su 5 stelle
hardcover. Condizione: Very Good. Some shelf wear. Codice articolo mon0003654387
Quantità: 2 disponibili
Foto dell'editore
Advanced ASIC Chip Synthesis: Using Synopsys® Design Compiler? Physical Compiler? and PrimeTime®
Da: Gulf Coast Books, Cypress, TX, U.S.A.
Valutazione del venditore 5 su 5 stelle
hardcover. Condizione: Good. Codice articolo 0792376447-3-32756683
Quantità: 1 disponibili
Foto dell'editore
Advanced ASIC Chip Synthesis: Using Synopsys(r) Design Compiler(tm) Physical Compiler(tm) and Primetime(r)
Editore:
Springer, New York, NY, 2001
ISBN 10: 0792376447
ISBN 13: 9780792376446
Antico o usato
Rilegato
Da: Lost Books, AUSTIN, TX, U.S.A.
Valutazione del venditore 5 su 5 stelle
Hard cover. 2nd 2002 ed. Sewn binding. Cloth over boards. 328 p. Contains: Unspecified. Audience: General/trade. Very good. Appears rarely used, if ever. May show slight shelf wear. All pages are crisp, clean, and unmarked. Codice articolo Alibris.0014733
Quantità: 1 disponibili
Foto dell'editore
Advanced ASIC Chip Synthesis: Using Synopsys® Design Compiler⢠Physical Compiler⢠and PrimeTime®
Da: HPB-Red, Dallas, TX, U.S.A.
Valutazione del venditore 5 su 5 stelle
Hardcover. Condizione: Acceptable. Connecting readers with great books since 1972. Used textbooks may not include companion materials such as access codes, etc. May have condition issues including wear and notes/highlighting. We ship orders daily and Customer Service is our top priority! Codice articolo S_424923205
Quantità: 1 disponibili
Foto dell'editore
Advanced ASIC Chip Synthesis: Using Synopsys® Design Compiler⢠Physical Compiler⢠and PrimeTime®
Da: HPB-Red, Dallas, TX, U.S.A.
Valutazione del venditore 5 su 5 stelle
Hardcover. Condizione: Good. Connecting readers with great books since 1972! Used textbooks may not include companion materials such as access codes, etc. May have some wear or writing/highlighting. We ship orders daily and Customer Service is our top priority! Codice articolo S_334019020
Quantità: 1 disponibili
Immagini fornite dal venditore
Advanced ASIC Chip Synthesis
Da: moluna, Greven, Germania
Valutazione del venditore 5 su 5 stelle
Gebunden. Condizione: New. Codice articolo 5970320
Quantità: Più di 20 disponibili
Immagini fornite dal venditore
Advanced ASIC Chip Synthesis
Print on DemandDa: BuchWeltWeit Ludwig Meier e.K., Bergisch Gladbach, Germania
Valutazione del venditore 5 su 5 stelle
Buch. Condizione: Neu. This item is printed on demand - it takes 3-4 days longer - Neuware -Advanced ASIC Chip Synthesis: Using Synopsys® Design Compiler® Physical Compiler® and PrimeTime®, Second Edition describes the advanced concepts and techniques used towards ASIC chip synthesis, physical synthesis, formal verification and static timing analysis, using the Synopsys suite of tools. In addition, the entire ASIC design flow methodology targeted for VDSM (Very-Deep-Sub-Micron) technologies is covered in detail. The emphasis of this book is on real-time application of Synopsys tools, used to combat various problems seen at VDSM geometries. Readers will be exposed to an effective design methodology for handling complex, sub-micron ASIC designs. Significance is placed on HDL coding styles, synthesis and optimization, dynamic simulation, formal verification, DFT scan insertion, links to layout, physical synthesis, and static timing analysis. At each step, problems related to each phase of the design flow are identified, with solutions and work-around described in detail. In addition, crucial issues related to layout, which includes clock tree synthesis and back-end integration (links to layout) are also discussed at length. Furthermore, the book contains in-depth discussions on the basis of Synopsys technology libraries and HDL coding styles, targeted towards optimal synthesis solution. Target audiences for this book are practicing ASIC design engineers and masters level students undertaking advanced VLSI courses on ASIC chip design and DFT techniques. 364 pp. Englisch. Codice articolo 9780792376446
Quantità: 2 disponibili
Immagini fornite dal venditore
Advanced ASIC Chip Synthesis
Editore:
Springer US, Springer US Dez 2001, 2001
ISBN 10: 0792376447
ISBN 13: 9780792376446
Nuovo
Rilegato
Da: buchversandmimpf2000, Emtmannsberg, BAYE, Germania
Valutazione del venditore 5 su 5 stelle
Buch. Condizione: Neu. Neuware -Advanced ASIC Chip Synthesis: Using Synopsys® Design Compiler® Physical Compiler® and PrimeTime®, Second Edition describes the advanced concepts and techniques used towards ASIC chip synthesis, physical synthesis, formal verification and static timing analysis, using the Synopsys suite of tools. In addition, the entire ASIC design flow methodology targeted for VDSM (Very-Deep-Sub-Micron) technologies is covered in detail.The emphasis of this book is on real-time application of Synopsys tools, used to combat various problems seen at VDSM geometries. Readers will be exposed to an effective design methodology for handling complex, sub-micron ASIC designs. Significance is placed on HDL coding styles, synthesis and optimization, dynamic simulation, formal verification, DFT scan insertion, links to layout, physical synthesis, and static timing analysis. At each step, problems related to each phase of the design flow are identified, with solutions and work-around described in detail. In addition, crucial issues related to layout, which includes clock tree synthesis and back-end integration (links to layout) are also discussed at length. Furthermore, the book contains in-depth discussions on the basis of Synopsys technology libraries and HDL coding styles, targeted towards optimal synthesis solution.Target audiences for this book are practicing ASIC design engineers and masters level students undertaking advanced VLSI courses on ASIC chip design and DFT techniques.Springer Verlag GmbH, Tiergartenstr. 17, 69121 Heidelberg 364 pp. Englisch. Codice articolo 9780792376446
Quantità: 2 disponibili
Foto dell'editore
Advanced ASIC Chip Synthesis: Using Synopsys® Design Compiler? Physical Compiler? and PrimeTime®
Da: Ria Christie Collections, Uxbridge, Regno Unito
Valutazione del venditore 5 su 5 stelle
Condizione: New. In. Codice articolo ria9780792376446_new
Quantità: Più di 20 disponibili