Logic Synthesis for Low Power VLSI Designs presents a systematic and comprehensive treatment of power modeling and optimization at the logic level. More precisely, this book provides a detailed presentation of methodologies, algorithms and CAD tools for power modeling, estimation and analysis, synthesis and optimization at the logic level. Logic Synthesis for Low Power VLSI Designs contains detailed descriptions of technology-dependent logic transformations and optimizations, technology decomposition and mapping, and post-mapping structural optimization techniques for low power. It also emphasizes the trade-off techniques for two-level and multi-level logic circuits that involve power dissipation and circuit speed, in the hope that the readers can better understand the issues and ways of achieving their power dissipation goal while meeting the timing constraints.
Logic Synthesis for Low Power VLSI Designs is written for VLSI design engineers, CAD professionals, and students who have had a basic knowledge of CMOS digital design and logic synthesis.
Le informazioni nella sezione "Riassunto" possono far riferimento a edizioni diverse di questo titolo.
Preface. I: Background, Terminology, and Power Modeling. 1. Introduction. 2. Technology Independent Power Analysis and Modeling. II: Two-Level Function Optimization for Low Power. 3. Two-Level Logic Minimization in CMOS Circuits. 4. Two-Level Logic Minimization in PLAs. III: Multi-Level Network Optimization for Low Power. 5. Logic Restructuring for Low Power. 6. Logic Minimization for Low Power. 7. Technology Dependent Optimization for Low Power; Chi-ying Tsui. 8. Post Mapping Structural Optimization for Low Power. IV: Power Optimization Methodology. 9. POSE: Power Optimization and Synthesis Environment: (http://atrak.usc.edu/~pose) V: Conclusion. 10. Concluding Remarks. Index.
Book by Iman Sasan Pedram Massoud
Le informazioni nella sezione "Su questo libro" possono far riferimento a edizioni diverse di questo titolo.
Da: PsychoBabel & Skoob Books, Didcot, Regno Unito
hardcover. Condizione: Very Good. Condizione sovraccoperta: No Dust Jacket. Name from previous owner on FEP. No dust jacket. Binding is very well preserved, pages clean and and crisp, and printing is tight, clean and bright throughout. Not noticeably different from like new. MB. Used. Codice articolo 248540
Quantità: 1 disponibili
Da: thebookforest.com, San Rafael, CA, U.S.A.
Condizione: New. Well packaged and promptly shipped from California. US veteran operated. Codice articolo BAY_07_SH_020977
Quantità: 1 disponibili
Da: Lucky's Textbooks, Dallas, TX, U.S.A.
Condizione: New. Codice articolo ABLIING23Feb2416190185002
Quantità: Più di 20 disponibili
Da: Ria Christie Collections, Uxbridge, Regno Unito
Condizione: New. In. Codice articolo ria9780792380764_new
Quantità: Più di 20 disponibili
Da: BuchWeltWeit Ludwig Meier e.K., Bergisch Gladbach, Germania
Buch. Condizione: Neu. This item is printed on demand - it takes 3-4 days longer - Neuware -Logic Synthesis for Low Power VLSI Designs presents a systematic and comprehensive treatment of power modeling and optimization at the logic level. More precisely, this book provides a detailed presentation of methodologies, algorithms and CAD tools for power modeling, estimation and analysis, synthesis and optimization at the logic level. Logic Synthesis for Low Power VLSI Designs contains detailed descriptions of technology-dependent logic transformations and optimizations, technology decomposition and mapping, and post-mapping structural optimization techniques for low power. It also emphasizes the trade-off techniques for two-level and multi-level logic circuits that involve power dissipation and circuit speed, in the hope that the readers can better understand the issues and ways of achieving their power dissipation goal while meeting the timing constraints. Logic Synthesis for Low Power VLSI Designs is written for VLSI design engineers, CAD professionals, and students who have had a basic knowledge of CMOS digital design and logic synthesis. 260 pp. Englisch. Codice articolo 9780792380764
Quantità: 2 disponibili
Da: moluna, Greven, Germania
Gebunden. Condizione: New. Dieser Artikel ist ein Print on Demand Artikel und wird nach Ihrer Bestellung fuer Sie gedruckt. Logic Synthesis for Low Power VLSI Designs presents a systematic and comprehensive treatment of power modeling and optimization at the logic level. More precisely, this book provides a detailed presentation of methodologies, algorithms and CAD t. Codice articolo 5970654
Quantità: Più di 20 disponibili
Da: Books Puddle, New York, NY, U.S.A.
Condizione: New. pp. 256. Codice articolo 263076550
Quantità: 4 disponibili
Da: preigu, Osnabrück, Germania
Buch. Condizione: Neu. Logic Synthesis for Low Power VLSI Designs | Massoud Pedram (u. a.) | Buch | xv | Englisch | 1997 | Springer US | EAN 9780792380764 | Verantwortliche Person für die EU: Springer Verlag GmbH, Tiergartenstr. 17, 69121 Heidelberg, juergen[dot]hartmann[at]springer[dot]com | Anbieter: preigu Print on Demand. Codice articolo 102549336
Quantità: 5 disponibili
Da: Kennys Bookshop and Art Galleries Ltd., Galway, GY, Irlanda
Condizione: New. Provides detailed presentations of methodologies, algorithms and CAD tools for power modelling, estimation and analysis, synthesis and optimization at the logic level. It is designed for engineers, CAD professionals, and students with a basic knowledge of CMOS digital design and logic synthesis. Num Pages: 236 pages, biography. BIC Classification: TJF; UK. Category: (P) Professional & Vocational; (UP) Postgraduate, Research & Scholarly; (UU) Undergraduate. Dimension: 234 x 156 x 15. Weight in Grams: 1190. . 1997. Hardback. . . . . Codice articolo V9780792380764
Quantità: 15 disponibili
Da: BennettBooksLtd, San Diego, NV, U.S.A.
hardcover. Condizione: New. In shrink wrap. Looks like an interesting title! Codice articolo Q-0792380762
Quantità: 1 disponibili