Articoli correlati a Logic Synthesis for Low Power VLSI Designs
Sinossi
This volume presents a systematic and comprehensive treatment of power modelling and optimization at the logic level. More precisely, it provides a detailed presentation of methodologies, algorithms and CAD tools for power modelling, estimation and analysis, synthesis and optimization at the logic level. The book contains detailed descriptions of technology-dependent logic transformations and optimizations, technology decomposition and mapping, and post-mapping structural optimization techniques for low power. It also emphasizes the trade-off techniques for two-level and multi-level logic circuits that involve power dissipation and circuit speed, in the hope that the readers can better understand the issues and ways of achieving their power dissipation goal while meeting the timing constraints. It is designed for engineers, CAD professionals, and students who have had a basic knowledge of CMOS digital design and logic synthesis.
Le informazioni nella sezione "Riassunto" possono far riferimento a edizioni diverse di questo titolo.
Contenuti
Preface. I: Background, Terminology, and Power Modeling. 1. Introduction. 2. Technology Independent Power Analysis and Modeling. II: Two-Level Function Optimization for Low Power. 3. Two-Level Logic Minimization in CMOS Circuits. 4. Two-Level Logic Minimization in PLAs. III: Multi-Level Network Optimization for Low Power. 5. Logic Restructuring for Low Power. 6. Logic Minimization for Low Power. 7. Technology Dependent Optimization for Low Power; Chi-ying Tsui. 8. Post Mapping Structural Optimization for Low Power. IV: Power Optimization Methodology. 9. POSE: Power Optimization and Synthesis Environment: (http://atrak.usc.edu/~pose) V: Conclusion. 10. Concluding Remarks. Index.
Product Description
Book by Iman Sasan Pedram Massoud
Le informazioni nella sezione "Su questo libro" possono far riferimento a edizioni diverse di questo titolo.
Risultati della ricerca per Logic Synthesis for Low Power VLSI Designs
Foto dell'editore
Logic Synthesis for Low Power VLSI Designs
Editore:
Springer, 1997
ISBN 10: 0792380762
ISBN 13: 9780792380764
Antico o usato
Rilegato
Prima edizione
Da: Better World Books Ltd, Dunfermline, Regno Unito
Valutazione del venditore 5 su 5 stelle
Condizione: Very Good. 1st. Pages intact with possible writing/highlighting. Binding strong with minor wear. Dust jackets/supplements may not be included. Stock photo provided. Product includes identifying sticker. Better World Books: Buy Books. Do Good. Codice articolo 68458513-20
Compra usato
EUR 56,78
Spedizione EUR 5,82
Spedito da Regno Unito a U.S.A.
Spedito da Regno Unito a U.S.A.
Quantità: 1 disponibili
Foto dell'editore
Logic Synthesis for Low Power VLSI Designs
Editore:
Kluwer Academic Publishers, Boston, 1998
ISBN 10: 0792380762
ISBN 13: 9780792380764
Antico o usato
Rilegato
Da: PsychoBabel & Skoob Books, Didcot, Regno Unito
Valutazione del venditore 5 su 5 stelle
hardcover. Condizione: Very Good. Condizione sovraccoperta: No Dust Jacket. Name from previous owner on FEP. No dust jacket. Binding is very well preserved, pages clean and and crisp, and printing is tight, clean and bright throughout. Not noticeably different from like new. MB. Used. Codice articolo 248540
Compra usato
EUR 48,83
Spedizione EUR 14,54
Spedito da Regno Unito a U.S.A.
Spedito da Regno Unito a U.S.A.
Quantità: 1 disponibili
Immagini fornite dal venditore
Logic Synthesis for Low Power VLSI Designs
Print on DemandDa: BuchWeltWeit Ludwig Meier e.K., Bergisch Gladbach, Germania
Valutazione del venditore 5 su 5 stelle
Buch. Condizione: Neu. This item is printed on demand - it takes 3-4 days longer - Neuware -Logic Synthesis for Low Power VLSI Designs presents a systematic and comprehensive treatment of power modeling and optimization at the logic level. More precisely, this book provides a detailed presentation of methodologies, algorithms and CAD tools for power modeling, estimation and analysis, synthesis and optimization at the logic level. Logic Synthesis for Low Power VLSI Designs contains detailed descriptions of technology-dependent logic transformations and optimizations, technology decomposition and mapping, and post-mapping structural optimization techniques for low power. It also emphasizes the trade-off techniques for two-level and multi-level logic circuits that involve power dissipation and circuit speed, in the hope that the readers can better understand the issues and ways of achieving their power dissipation goal while meeting the timing constraints. Logic Synthesis for Low Power VLSI Designs is written for VLSI design engineers, CAD professionals, and students who have had a basic knowledge of CMOS digital design and logic synthesis. 260 pp. Englisch. Codice articolo 9780792380764
Compra nuovo
EUR 160,49
Spedizione EUR 23,00
Spedito da Germania a U.S.A.
Spedito da Germania a U.S.A.
Quantità: 2 disponibili
Immagini fornite dal venditore
Logic Synthesis for Low Power VLSI Designs
Print on DemandDa: moluna, Greven, Germania
Valutazione del venditore 5 su 5 stelle
Gebunden. Condizione: New. Dieser Artikel ist ein Print on Demand Artikel und wird nach Ihrer Bestellung fuer Sie gedruckt. Logic Synthesis for Low Power VLSI Designs presents a systematic and comprehensive treatment of power modeling and optimization at the logic level. More precisely, this book provides a detailed presentation of methodologies, algorithms and CAD t. Codice articolo 5970654
Compra nuovo
EUR 136,16
Spedizione EUR 48,99
Spedito da Germania a U.S.A.
Spedito da Germania a U.S.A.
Quantità: Più di 20 disponibili
Foto dell'editore
Logic Synthesis for Low Power VLSI Designs
Da: Ria Christie Collections, Uxbridge, Regno Unito
Valutazione del venditore 5 su 5 stelle
Condizione: New. In English. Codice articolo ria9780792380764_new
Compra nuovo
EUR 181,89
Spedizione EUR 13,13
Spedito da Regno Unito a U.S.A.
Spedito da Regno Unito a U.S.A.
Quantità: Più di 20 disponibili
Foto dell'editore
Logic Synthesis for Low Power VLSI Designs
Da: Kennys Bookshop and Art Galleries Ltd., Galway, GY, Irlanda
Valutazione del venditore 5 su 5 stelle
Condizione: New. Provides detailed presentations of methodologies, algorithms and CAD tools for power modelling, estimation and analysis, synthesis and optimization at the logic level. It is designed for engineers, CAD professionals, and students with a basic knowledge of CMOS digital design and logic synthesis. Num Pages: 236 pages, biography. BIC Classification: TJF; UK. Category: (P) Professional & Vocational; (UP) Postgraduate, Research & Scholarly; (UU) Undergraduate. Dimension: 234 x 156 x 15. Weight in Grams: 1190. . 1997. Hardback. . . . . Codice articolo V9780792380764
Compra nuovo
EUR 200,72
Spedizione EUR 9,50
Spedito da Irlanda a U.S.A.
Spedito da Irlanda a U.S.A.
Quantità: 15 disponibili
Foto dell'editore
Logic Synthesis for Low Power VLSI Designs
Da: BennettBooksLtd, Los Angeles, CA, U.S.A.
Valutazione del venditore 5 su 5 stelle
hardcover. Condizione: New. In shrink wrap. Looks like an interesting title! Codice articolo Q-0792380762
Compra nuovo
EUR 210,90
Spedizione EUR 6,11
Spedito in U.S.A.
Spedito in U.S.A.
Quantità: 1 disponibili
Foto dell'editore
Logic Synthesis for Low Power VLSI Designs
Da: Books Puddle, Woodside, NY, U.S.A.
Valutazione del venditore 4 su 5 stelle
Condizione: New. pp. 256. Codice articolo 263076550
Compra nuovo
EUR 215,34
Spedizione EUR 3,51
Spedito in U.S.A.
Spedito in U.S.A.
Quantità: 4 disponibili
Immagini fornite dal venditore
Logic Synthesis for Low Power VLSI Designs
Editore:
Springer US, Springer Nov 1997, 1997
ISBN 10: 0792380762
ISBN 13: 9780792380764
Nuovo
Rilegato
Da: buchversandmimpf2000, Emtmannsberg, BAYE, Germania
Valutazione del venditore 5 su 5 stelle
Buch. Condizione: Neu. This item is printed on demand - Print on Demand Titel. Neuware -Logic Synthesis for Low Power VLSI Designs presents a systematic and comprehensive treatment of power modeling and optimization at the logic level. More precisely, this book provides a detailed presentation of methodologies, algorithms and CAD tools for power modeling, estimation and analysis, synthesis and optimization at the logic level. Logic Synthesis for Low Power VLSI Designs contains detailed descriptions of technology-dependent logic transformations and optimizations, technology decomposition and mapping, and post-mapping structural optimization techniques for low power. It also emphasizes the trade-off techniques for two-level and multi-level logic circuits that involve power dissipation and circuit speed, in the hope that the readers can better understand the issues and ways of achieving their power dissipation goal while meeting the timing constraints.Logic Synthesis for Low Power VLSI Designs is written for VLSI design engineers, CAD professionals, and students who have had a basic knowledge of CMOS digital design and logic synthesis.Springer-Verlag GmbH, Tiergartenstr. 17, 69121 Heidelberg 256 pp. Englisch. Codice articolo 9780792380764
Compra nuovo
EUR 160,49
Spedizione EUR 60,00
Spedito da Germania a U.S.A.
Spedito da Germania a U.S.A.
Quantità: 1 disponibili
Foto dell'editore
Logic Synthesis for Low Power VLSI Designs
Print on DemandDa: Majestic Books, Hounslow, Regno Unito
Valutazione del venditore 4 su 5 stelle
Condizione: New. Print on Demand pp. 256 52:B&W 6.14 x 9.21in or 234 x 156mm (Royal 8vo) Case Laminate on White w/Gloss Lam This item is printed on demand. Codice articolo 5852697
Compra nuovo
EUR 225,26
Spedizione EUR 7,56
Spedito da Regno Unito a U.S.A.
Spedito da Regno Unito a U.S.A.
Quantità: 4 disponibili