Synthesizes recent findings on the chance of missing a faulty circuit when the data from testing microelectronic systems is compacted to be more manageable, a situation known as aliasing. Considers single and multiple stuck-at, delay, and stuck-open faults. Also reviews the testing of VLSI, introduces some common linear compactors, presents two definitions of aliasing probability, and discusses probabilistic fault models and their practical validity. No index. Annotation copyright Book News, Inc. Portland, Or.
Le informazioni nella sezione "Riassunto" possono far riferimento a edizioni diverse di questo titolo.
Da: BookHolders, Towson, MD, U.S.A.
Condizione: Good. [ No Hassle 30 Day Returns ][ Ships Daily ] [ Underlining/Highlighting: NONE ] [ Writing: NONE ] [ Edition: first ] Publisher: Institute of Electrical & Electronics Enginee Pub Date: 3/1/1995 Binding: Paperback Pages: 95 first edition. Codice articolo 5848608
Quantità: 1 disponibili