The IEEE International Workshop on Defect and Fault Tolerance in Vlsi Systems: Proceedings : November 13-15, 1995 Lafayette, Louisiana - Rilegato

IEEE International Symposium On Defect And Fault Tolerance In VLSI Systems

 
9780818671074: The IEEE International Workshop on Defect and Fault Tolerance in Vlsi Systems: Proceedings : November 13-15, 1995 Lafayette, Louisiana

Sinossi

An invited talk recounts Intel's experience with increasing die yield through CAD algorithms, and a panel discussion examines tools for the extracting of critical areas for a yield analysis of VLSI design. Others of the 34 papers cover critical area analysis, defect sensitivity and reliability, fault tolerant architectures and arrays, yield projection and enhancement, fault tolerant and testing techniques, and self-checking and coding techniques. No subject index. Annotation copyright Book News, Inc. Portland, Or.

Le informazioni nella sezione "Riassunto" possono far riferimento a edizioni diverse di questo titolo.