Intel Xeon Phi Coprocessor Architecture and Tools: The Guide for Application Developers - Brossura

Rahman, Rezaur

Brossura

ISBN 10: 1430259264 ISBN 13: 9781430259268

Casa editrice: Apress, 2013

Riassunto

Intel® Xeon Phi Coprocessor Architecture and Tools: The Guide for Application Developers provides developers a comprehensive introduction and in-depth look at the Intel Xeon Phi coprocessor architecture and the corresponding parallel data structure tools and algorithms used in the various technical computing applications for which it is suitable. It also examines the source code-level optimizations that can be performed to exploit the powerful features of the processor.

Xeon Phi is at the heart of world’s fastest commercial supercomputer, which thanks to the massively parallel computing capabilities of Intel Xeon Phi processors coupled with Xeon Phi coprocessors attained 33.86 teraflops of benchmark performance in 2013. Extracting such stellar performance in real-world applications requires a sophisticated understanding of the complex interaction among hardware components, Xeon Phi cores, and the applications running on them.

In this book, Rezaur Rahman, an Intel leader in the development of the Xeon Phi coprocessor and the optimization of its applications, presents and details all the features of Xeon Phi core design that are relevant to the practice of application developers, such as its vector units, hardware multithreading, cache hierarchy, and host-to-coprocessor communication channels. Building on this foundation, he shows developers how to solve real-world technical computing problems by selecting, deploying, and optimizing the available algorithms and data structure alternatives matching Xeon Phi’s hardware characteristics. From Rahman’s practical descriptions and extensive code examples, the reader will gain a working knowledge of the Xeon Phi vector instruction set and the Xeon Phi microarchitecture whereby cores execute 512-bit instruction streams in parallel.

What you’ll learn

 

• How to calculate theoretical Gigaflops and bandwidth numbers on the hardware and measure them through code segment
• How to estimate latencies in fetching data from different cache hierarchies, including memory subsystems
• How to measure PCIe bus bandwidth between the host and coprocessor
• How to exploit power management and reliability features built into the hardware
• How to select and manipulate the best tools to tune particular Xeon Phi applications
• Algorithms and data structures for optimizing Xeon Phi performance
• Case studies of real-world Xeon Phi technical computing applications in molecular dynamics and financial simulations

 

 

Who this book is for

This book is for developers wishing to design and develop technical computing applications to achieve the highest performance available in the Intel Xeon Phi coprocessor hardware. It provides a solid base on the coprocessor architecture, as well as algorithm and data structure case studies for Xeon Phi coprocessor. The book may also be of interest to students and practitioners in computer engineering as a case study for massively parallel core microarchitecture of modern day processors.

Table of Contents

1.  Introduction to Xeon Phi Architecture

2.  Programming Xeon Phi

3.  Xeon Phi Vector Architecture and Instruction Set

4.  Xeon Phi Core Microarchitecture

5.  Xeon Phi Cache and Memory Subsystem

6.  Xeon Phi PCIe Bus Data Transfer and Power Management

7.  Xeon Phi System Software

8.  Xeon Phi Application Development Tools

9.  Xeon Phi Application Design and Implementation Considerations

10.  Application Performance Tuning on Xeon Phi

11.  Algorithms and Data Structures for Xeon Phi

12.  Xeon Phi Application Development on Windows OS

13.  OpenCL on Intel

14.  Shared Memory Programming on Intel Xeon Phi

 

Su questo libro

L'autore:

Rezaur Rahmanis a Senior Staff Engineer in the Intel Software and Services Group. He played a key role in the inception and development of the Xeon Phi coprocessor for technical computing applications by demonstrating the viability of applying Intel s manycore graphics processor codenamed Larrabee to solving technical computing problems. He led the worldwide technical enabling team for Intel Xeon Phi products, focused on porting and optimizing applications on the Xeon Phi coprocessor for hundreds of technical computing customers. He has worked internally with hardware architects and Intel compiler and tools teams to optimize and add features to improve the performance of Intel Many Integrated Core (MIC) and Xeon Phi software and hardware components. With 25 years experience in computer architecture and software design, Rahman contributes his expertise in technical code optimization, performance tuning, and hardware microarchitectural analysis in the HPC domain to various industry standardization groups such as the World Wide Web Consortium (W3C). Rahman holds a master s degree in computer science from Texas A&M University and a bachelor s in electrical engineering from Bangladesh University of Engineering and Technology.

Su questa edizione

• Editore: Apress
• Data di pubblicazione: 2013
• ISBN 10: 1430259264
• ISBN 13: 9781430259268
• Rilegatura: Copertina flessibile
• Numero edizione: 1
• Numero di pagine: 232