Articoli correlati a Compilation Techniques for Reconfigurable Architectures
Sinossi
An introduction to hardware compilation and reconfigurable computing architectures, this book presents a variety of compiler code transformations and mapping techniques focusing on imperative programming languages.
Le informazioni nella sezione "Riassunto" possono far riferimento a edizioni diverse di questo titolo.
Dalla quarta di copertina
This book describes a wide range of code transformations and mapping techniques for compiling programs written in high-level programming languages to reconfigurable architectures. While many of these transformations and mapping techniques have been developed in the context of compilation for traditional architectures and high-level synthesis, their application to reconfigurable architectures poses a whole new set of challenges- particularly when targeting fine-grained reconfigurable architectures such as contemporary Field-Programmable Gate-Arrays (FPGAs).
Organized in eight chapters, this book provides a helpful structure for practitioners and graduate students in the area of computer science and electrical and computer engineering to effectively map computations to reconfigurable architectures.
Key Features:
- Introduces the reader to hardware compilation and reconfigurable computing architectures.
- Presents a range of compiler code transformations and mapping techniques focusing on imperative programming languages.
- Allows the reader to bridge the gap between the software compilation and the hardware compilation and synthesis domains.
- Brings a number of compilation techniques together into one structured source, and includes representative examples of their applications.
- Provides a historical perspective on representative compilation research efforts over the last 15 years.
Le informazioni nella sezione "Su questo libro" possono far riferimento a edizioni diverse di questo titolo.
Compra nuovo
Visualizza questo articolo
EUR 102,77
EUR 3,43 per la spedizione in U.S.A.
Destinazione, tempi e costi
Risultati della ricerca per Compilation Techniques for Reconfigurable Architectures
Foto dell'editore
Compilation Techniques for Reconfigurable Architectures
Da: Lucky's Textbooks, Dallas, TX, U.S.A.
Valutazione del venditore 5 su 5 stelle
Condizione: New. Codice articolo ABLIING23Mar2411530295046
Quantità: Più di 20 disponibili
Immagini fornite dal venditore
Compilation Techniques for Reconfigurable Architectures
Print on DemandDa: BuchWeltWeit Ludwig Meier e.K., Bergisch Gladbach, Germania
Valutazione del venditore 5 su 5 stelle
Taschenbuch. Condizione: Neu. This item is printed on demand - it takes 3-4 days longer - Neuware -The extreme exibility of recon gurable architectures and their performance pot- tial have made them a vehicle of choice in a wide range of computing domains, from rapid circuit prototyping to high-performance computing. The increasing availab- ity of transistors on a die has allowed the emergence of recon gurable architectures with a large number of computing resources and interconnection topologies. To - ploit the potential of these recon gurable architectures, programmers are forced to map their applications, typically written in high-level imperative programming l- guages, such as C or MATLAB, to hardware-oriented languages such as VHDL or Verilog. In this process, they must assume the role of hardware designers and software programmers and navigate a maze of program transformations, mapping, and synthesis steps to produce ef cient recon gurable computing implementations. The richness and sophistication of any of these application mapping steps make the mapping of computations to these architectures an increasingly daunting process. It is thus widely believed that automatic compilation from high-level programming languages is the key to the success of recon gurable computing. This book describes a wide range of code transformations and mapping te- niques for programs described in high-level programming languages, most - tably imperative languages, to recon gurable architectures. 236 pp. Englisch. Codice articolo 9781441935106
Quantità: 2 disponibili
Immagini fornite dal venditore
Compilation Techniques for Reconfigurable Architectures
Print on DemandDa: moluna, Greven, Germania
Valutazione del venditore 4 su 5 stelle
Condizione: New. Dieser Artikel ist ein Print on Demand Artikel und wird nach Ihrer Bestellung fuer Sie gedruckt. Introduces hardware compilation and reconfigurable computing architecturesPresents a range of compiler code transformations and mapping techniques focusing on imperative programming languagesBridges the gap between software compilation, har. Codice articolo 4173945
Quantità: Più di 20 disponibili
Foto dell'editore
Compilation Techniques for Reconfigurable Architectures
Da: Books Puddle, New York, NY, U.S.A.
Valutazione del venditore 4 su 5 stelle
Condizione: New. pp. 236. Codice articolo 263067476
Quantità: 4 disponibili
Foto dell'editore
Compilation Techniques for Reconfigurable Architectures
Print on DemandDa: Majestic Books, Hounslow, Regno Unito
Valutazione del venditore 4 su 5 stelle
Condizione: New. Print on Demand pp. 236 88 Illus. Codice articolo 5861771
Quantità: 4 disponibili
Foto dell'editore
Compilation Techniques for Reconfigurable Architectures
Print on DemandDa: Biblios, Frankfurt am main, HESSE, Germania
Valutazione del venditore 5 su 5 stelle
Condizione: New. PRINT ON DEMAND pp. 236. Codice articolo 183067486
Quantità: 4 disponibili
Foto dell'editore
Compilation Techniques for Reconfigurable Architectures
Da: Ria Christie Collections, Uxbridge, Regno Unito
Valutazione del venditore 5 su 5 stelle
Condizione: New. In. Codice articolo ria9781441935106_new
Quantità: Più di 20 disponibili
Immagini fornite dal venditore
Compilation Techniques for Reconfigurable Architectures
Editore:
Springer US, Springer US Okt 2010, 2010
ISBN 10: 144193510X
ISBN 13: 9781441935106
Nuovo
Taschenbuch
Da: buchversandmimpf2000, Emtmannsberg, BAYE, Germania
Valutazione del venditore 5 su 5 stelle
Taschenbuch. Condizione: Neu. This item is printed on demand - Print on Demand Titel. Neuware -The extreme exibility of recon gurable architectures and their performance pot- tial have made them a vehicle of choice in a wide range of computing domains, from rapid circuit prototyping to high-performance computing. The increasing availab- ity of transistors on a die has allowed the emergence of recon gurable architectures with a large number of computing resources and interconnection topologies. To - ploit the potential of these recon gurable architectures, programmers are forced to map their applications, typically written in high-level imperative programming l- guages, such as C or MATLAB, to hardware-oriented languages such as VHDL or Verilog. In this process, they must assume the role of hardware designers and software programmers and navigate a maze of program transformations, mapping, and synthesis steps to produce ef cient recon gurable computing implementations. The richness and sophistication of any of these application mapping steps make the mapping of computations to these architectures an increasingly daunting process. It is thus widely believed that automatic compilation from high-level programming languages is the key to the success of recon gurable computing. This book describes a wide range of code transformations and mapping te- niques for programs described in high-level programming languages, most - tably imperative languages, to recon gurable architectures.Springer Verlag GmbH, Tiergartenstr. 17, 69121 Heidelberg 236 pp. Englisch. Codice articolo 9781441935106
Quantità: 1 disponibili
Immagini fornite dal venditore
Compilation Techniques for Reconfigurable Architectures
Editore:
Springer US, Springer US, 2010
ISBN 10: 144193510X
ISBN 13: 9781441935106
Nuovo
Taschenbuch
Da: AHA-BUCH GmbH, Einbeck, Germania
Valutazione del venditore 5 su 5 stelle
Taschenbuch. Condizione: Neu. Druck auf Anfrage Neuware - Printed after ordering - The extreme exibility of recon gurable architectures and their performance pot- tial have made them a vehicle of choice in a wide range of computing domains, from rapid circuit prototyping to high-performance computing. The increasing availab- ity of transistors on a die has allowed the emergence of recon gurable architectures with a large number of computing resources and interconnection topologies. To - ploit the potential of these recon gurable architectures, programmers are forced to map their applications, typically written in high-level imperative programming l- guages, such as C or MATLAB, to hardware-oriented languages such as VHDL or Verilog. In this process, they must assume the role of hardware designers and software programmers and navigate a maze of program transformations, mapping, and synthesis steps to produce ef cient recon gurable computing implementations. The richness and sophistication of any of these application mapping steps make the mapping of computations to these architectures an increasingly daunting process. It is thus widely believed that automatic compilation from high-level programming languages is the key to the success of recon gurable computing. This book describes a wide range of code transformations and mapping te- niques for programs described in high-level programming languages, most - tably imperative languages, to recon gurable architectures. Codice articolo 9781441935106
Quantità: 1 disponibili