Constraining Designs for Synthesis and Timing Analysis: A Practical Guide to Synopsys Design Constraints (SDC) - Brossura
Sinossi
Introduction.- Synthesis Basics.- Timing Analysis and Constraints.- SDC Extensions through Tcl.- Clocks.- Generated Clocks.- Clock Groups.- Other Clock Characteristics.- Port Delays.- Completing Port Constraints.- False Paths.- Multi Cycle Paths.- Combinatorial Paths.- Modal Analysis.- Managing Your Constraints.- Miscellaneous SDC Commands.- XDC: Xilinx Extensions To SDC.
Le informazioni nella sezione "Riassunto" possono far riferimento a edizioni diverse di questo titolo.
