Articoli correlati a Designing 2D and 3D Network-On-Chip Architectures
Sinossi
This book covers key concepts in the design of 2D and 3D Network-on-Chip interconnect. It highlights design challenges and discusses fundamentals of NoC technology, including architectures, algorithms and tools. Coverage focuses on topology exploration for both 2D and 3D NoCs, routing algorithms, NoC router design, NoC-based system integration, verification and testing, and NoC reliability. Case studies are used to illuminate new design methodologies.
Le informazioni nella sezione "Riassunto" possono far riferimento a edizioni diverse di questo titolo.
Dalla quarta di copertina
This book covers key concepts in the design of 2D and 3D Network-on-Chip interconnect. It highlights design challenges and discusses fundamentals of NoC technology, including architectures, algorithms and tools. Coverage focuses on topology exploration for both 2D and 3D NoCs, routing algorithms, NoC router design, NoC-based system integration, verification and testing, and NoC reliabilty. Case studies are used to illuminate new design methodologies.
· Describes essential theory, practice and state-of-the-art applications of 2D and 3D Network-on-Chip interconnect;
· Enables readers to exploit parallelism in processor architecture, with interconnect design that is efficient in terms of energy and performance;
· Covers topics not available in other books, such as NoC and distributed memory organization, dynamic memory management and abstract data type support in many-core platforms, and distributed hierarchical power management.
Le informazioni nella sezione "Su questo libro" possono far riferimento a edizioni diverse di questo titolo.
Compra nuovo
Visualizza questo articolo
EUR 89,99
EUR 9,70 per la spedizione da Germania a Italia
Destinazione, tempi e costiAltre edizioni note dello stesso titolo
Risultati della ricerca per Designing 2D and 3D Network-On-Chip Architectures
Immagini fornite dal venditore
Designing 2D and 3D Network-on-Chip Architectures
Da: moluna, Greven, Germania
Valutazione del venditore 5 su 5 stelle
Condizione: New. Codice articolo 4198383
Quantità: Più di 20 disponibili
Foto dell'editore
Designing 2D and 3D Network-on-Chip Architectures [Hardcover] Tatas, Konstantinos; Siozios, Kostas; Soudris, Dimitrios and Jantsch, Axel (eng)
Print on DemandDa: Brook Bookstore On Demand, Napoli, NA, Italia
Valutazione del venditore 4 su 5 stelle
Condizione: new. Questo è un articolo print on demand. Codice articolo 6f24db03337107048868ef97e2fd102b
Quantità: Più di 20 disponibili
Immagini fornite dal venditore
Designing 2D and 3D Network-on-Chip Architectures
Print on DemandDa: BuchWeltWeit Ludwig Meier e.K., Bergisch Gladbach, Germania
Valutazione del venditore 5 su 5 stelle
Buch. Condizione: Neu. This item is printed on demand - it takes 3-4 days longer - Neuware -This book covers key concepts in the design of 2D and 3D Network-on-Chip interconnect. It highlights design challenges and discusses fundamentals of NoC technology, including architectures, algorithms and tools. Coverage focuses on topology exploration for both 2D and 3D NoCs, routing algorithms, NoC router design, NoC-based system integration, verification and testing, and NoC reliabilty. Case studies are used to illuminate new design methodologies. This book covers key concepts in the design of 2D and 3D Network-on-Chip interconnect. It highlights design challenges and discusses fundamentals of NoC technology, including architectures, algorithms and tools. Coverage focuses on topology exploration for both 2D and 3D NoCs, routing algorithms, NoC router design, NoC-based system integration, verification and testing, and NoC reliability. Case studies are used to illuminate new design methodologies. 280 pp. Englisch. Codice articolo 9781461442738
Quantità: 2 disponibili
Immagini fornite dal venditore
Designing 2D and 3D Network-on-Chip Architectures
Editore:
Springer New York, Springer New York Okt 2013, 2013
ISBN 10: 1461442737
ISBN 13: 9781461442738
Nuovo
Rilegato
Da: buchversandmimpf2000, Emtmannsberg, BAYE, Germania
Valutazione del venditore 5 su 5 stelle
Buch. Condizione: Neu. Neuware -This book covers key concepts in the design of 2D and 3D Network-on-Chip interconnect. It highlights design challenges and discusses fundamentals of NoC technology, including architectures, algorithms and tools. Coverage focuses on topology exploration for both 2D and 3D NoCs, routing algorithms, NoC router design, NoC-based system integration, verification and testing, and NoC reliability. Case studies are used to illuminate new design methodologies.Springer Verlag GmbH, Tiergartenstr. 17, 69121 Heidelberg 280 pp. Englisch. Codice articolo 9781461442738
Quantità: 2 disponibili
Foto dell'editore
Designing 2D and 3D Network-on-Chip Architectures
Da: Ria Christie Collections, Uxbridge, Regno Unito
Valutazione del venditore 5 su 5 stelle
Condizione: New. In. Codice articolo ria9781461442738_new
Quantità: Più di 20 disponibili
Immagini fornite dal venditore
Designing 2D and 3D Network-on-Chip Architectures
Editore:
Springer New York, Springer New York, 2013
ISBN 10: 1461442737
ISBN 13: 9781461442738
Nuovo
Rilegato
Da: AHA-BUCH GmbH, Einbeck, Germania
Valutazione del venditore 5 su 5 stelle
Buch. Condizione: Neu. Druck auf Anfrage Neuware - Printed after ordering - This book covers key concepts in the design of 2D and 3D Network-on-Chip interconnect. It highlights design challenges and discusses fundamentals of NoC technology, including architectures, algorithms and tools. Coverage focuses on topology exploration for both 2D and 3D NoCs, routing algorithms, NoC router design, NoC-based system integration, verification and testing, and NoC reliabilty. Case studies are used to illuminate new design methodologies. This book covers key concepts in the design of 2D and 3D Network-on-Chip interconnect. It highlights design challenges and discusses fundamentals of NoC technology, including architectures, algorithms and tools. Coverage focuses on topology exploration for both 2D and 3D NoCs, routing algorithms, NoC router design, NoC-based system integration, verification and testing, and NoC reliability. Case studies are used to illuminate new design methodologies. Codice articolo 9781461442738
Quantità: 1 disponibili
Foto dell'editore
Designing 2D and 3D Network-on-Chip Architectures
Editore:
Springer-Verlag New York Inc., 2013
ISBN 10: 1461442737
ISBN 13: 9781461442738
Nuovo
Rilegato
Da: THE SAINT BOOKSTORE, Southport, Regno Unito
Valutazione del venditore 5 su 5 stelle
Hardback. Condizione: New. This item is printed on demand. New copy - Usually dispatched within 5-9 working days 575. Codice articolo C9781461442738
Quantità: Più di 20 disponibili
Immagini fornite dal venditore
Designing 2D and 3D Network-on-Chip Architectures
Editore:
Springer-Verlag Publishing, 2013
ISBN 10: 1461442737
ISBN 13: 9781461442738
Antico o usato
Rilegato
Da: Salish Sea Books, Bellingham, WA, U.S.A.
Valutazione del venditore 5 su 5 stelle
Condizione: Like New. Fine/As New; Semi-Flexible Covers; This book is brand new and still sealed in the publisher's original shrinkwrap; Perfect, new condition; This book will be stored and delivered in a sturdy cardboard box with foam padding; Medium Format (8.5" - 9.75" tall); Red and purple covers with title in white lettering; 2013, Springer-Verlag Publishing; 265 pages; "Designing 2D and 3D Network-on-Chip Architectures," by Konstantinos Tatas, et al. Codice articolo SKU-W17HA02112229
Quantità: 1 disponibili
Foto dell'editore
Designing 2D and 3D Network-On-Chip Architectures
Da: Revaluation Books, Exeter, Regno Unito
Valutazione del venditore 5 su 5 stelle
Hardcover. Condizione: Brand New. 300 pages. 9.25x6.25x0.75 inches. In Stock. Codice articolo x-1461442737
Quantità: 2 disponibili
Foto dell'editore
Designing 2D and 3D Network-on-Chip Architectures
Da: Lucky's Textbooks, Dallas, TX, U.S.A.
Valutazione del venditore 5 su 5 stelle
Condizione: New. Codice articolo ABLIING23Mar2716030036408
Quantità: Più di 20 disponibili