Articoli correlati a Logic Design and Verification Using Systemverilog

Logic Design and Verification Using Systemverilog - Brossura

 
9781500385781: Logic Design and Verification Using Systemverilog

Sinossi

SystemVerilog is a Hardware Description Language that enables designers to work at the higher levels of logic design abstractions that match the increased complexity of current day integrated circuit and field-programmable gate array (FPGA) designs. The majority of the book assumes a basic background in logic design and software programming concepts. It is directed at: students currently in an introductory logic design course that also teaches SystemVerilog, designers who want to update their skills from Verilog or VHDL, and students in VLSI design and advanced logic design courses that include verification as well as design topics. The book starts with a tutorial introduction on hardware description languages and simulation. It proceeds to the register-transfer design topics of combinational and finite state machine (FSM) design these mirror the topics of introductory logic design courses. The book covers the design of FSM-datapath designs and their interfaces, including SystemVerilog interfaces. Then it covers the more advanced topics of writing testbenches including using assertions and functional coverage. A comprehensive index provides easy access to the book s topics.The goal of the book is to introduce the broad spectrum of features in the language in a way that complements introductory and advanced logic design and verification courses, and then provides a basis for further learning.

Le informazioni nella sezione "Riassunto" possono far riferimento a edizioni diverse di questo titolo.

Informazioni sull?autore

Donald Thomas is Professor of Electrical and Computer Engineering at Carnegie Mellon University, where he has taught courses Logic Design and Verification, and Embedded Systems. His former book, The Verilog Hardware Description Language, was co-authored with Verilog inventor Phil Moorby and was widely used in industry and universities. His research topics include high-level synthesis, register-transfer level simulation and languages, hardware-software co-design, integrated circuit lifetime reliability, and hardware-based machine leaning.

Le informazioni nella sezione "Su questo libro" possono far riferimento a edizioni diverse di questo titolo.

  • EditoreCreatespace Independent Pub
  • Data di pubblicazione2014
  • ISBN 10 1500385786
  • ISBN 13 9781500385781
  • RilegaturaCopertina flessibile
  • LinguaInglese
  • Numero di pagine328
  • Contatto del produttorenon disponibile

Compra usato

Condizioni: molto buono
Softcover, 2014. Spine uncreased...
Visualizza questo articolo

EUR 35,19 per la spedizione da U.S.A. a Italia

Destinazione, tempi e costi

Risultati della ricerca per Logic Design and Verification Using Systemverilog

Foto dell'editore

Thomas, Donald
ISBN 10: 1500385786 ISBN 13: 9781500385781
Antico o usato Soft cover

Da: Twice Sold Tales, Capitol Hill, Seattle, WA, U.S.A.

Valutazione del venditore 5 su 5 stelle 5 stelle, Maggiori informazioni sulle valutazioni dei venditori

Soft cover. Condizione: Very Good. Softcover, 2014. Spine uncreased, text block moderately soiled, text unmarked. Light shelf wear/bumping. Some superficial scratches. Codice articolo 044247

Contatta il venditore

Compra usato

EUR 41,68
Convertire valuta
Spese di spedizione: EUR 35,19
Da: U.S.A. a: Italia
Destinazione, tempi e costi

Quantità: 1 disponibili

Aggiungi al carrello