Articoli correlati a Formal Verification of Floating-Point Hardware Design:...

Formal Verification of Floating-Point Hardware Design: A Mathematical Approach - Brossura

 
9783030070489: Formal Verification of Floating-Point Hardware Design: A Mathematical Approach

Sinossi

This is the first book to focus on the problem of ensuring the correctness of floating-point hardware designs through mathematical methods.  Formal Verification of Floating-Point Hardware Design advances a verification methodology based on a unified theory of register-transfer logic and floating-point arithmetic that has been developed and applied to the formal verification of commercial floating-point units over the course of more than two decades, during which the author was employed by several major microprocessor design companies.

 The book consists of five parts, the first two of which present a rigorous exposition of the general theory based on the first principles of arithmetic. Part I covers bit vectors and the bit manipulation primitives, integer and fixed-point encodings, and bit-wise logical operations.  Part II addresses the properties of floating-point numbers, the formats in which they are encoded as bit vectors, and the various modes of floating-point rounding.  In Part III, the theory is extended to the analysis of several algorithms and optimization techniques that are commonly used in commercial implementations of elementary arithmetic operations.  As a basis for the formal verification of such implementations, Part IV contains high-level specifications of correctness of the basic arithmetic instructions of several major industry-standard floating-point architectures, including all details pertaining to the handling of exceptional conditions.  Part V illustrates the methodology, applying the preceding theory to the comprehensive verification of a state-of-the-art commercial floating-point unit.

 All of these results have been formalized in the logic of the ACL2 theorem prover and mechanically checked to ensure their correctness.  They are presented here, however, in simple conventional mathematical notation.  The book presupposes no familiarity with ACL2, logic design, or any mathematics beyond basic high school algebra.  It will be of interest to verification engineers as well as arithmetic circuit designers who appreciate the value of a rigorous approach to their art, and is suitable as a graduate text in computer arithmetic.

 


Le informazioni nella sezione "Riassunto" possono far riferimento a edizioni diverse di questo titolo.

Informazioni sull?autore

David M. Russinoff is Principal Engineer at Arm Holdings. He holds a bachelor's degree from the Massachusetts Institute of Technology and a doctorate from New York University, both in mathematics, and a master's in computer sciences from the University of Texas at Austin.  He has spent twenty-five years developing mathematical methods of hardware verification, with an emphasis on interactive theorem proving, and applying them in the analysis of commercial designs, especially arithmetic circuits.  

Le informazioni nella sezione "Su questo libro" possono far riferimento a edizioni diverse di questo titolo.

Compra usato

Condizioni: come nuovo
Unread book in perfect condition...
Visualizza questo articolo

EUR 2,28 per la spedizione in U.S.A.

Destinazione, tempi e costi

Altre edizioni note dello stesso titolo

9783319955124: Formal Verification of Floating-Point Hardware Design: A Mathematical Approach

Edizione in evidenza

ISBN 10:  3319955128 ISBN 13:  9783319955124
Casa editrice: Springer, 2018
Rilegato

Risultati della ricerca per Formal Verification of Floating-Point Hardware Design:...

Immagini fornite dal venditore

Russinoff, David M.; Moore, J. Strother (FRW)
Editore: Springer, 2019
ISBN 10: 3030070484 ISBN 13: 9783030070489
Nuovo Brossura

Da: GreatBookPrices, Columbia, MD, U.S.A.

Valutazione del venditore 5 su 5 stelle 5 stelle, Maggiori informazioni sulle valutazioni dei venditori

Condizione: New. Codice articolo 35129092-n

Contatta il venditore

Compra nuovo

EUR 94,24
Convertire valuta
Spese di spedizione: EUR 2,28
In U.S.A.
Destinazione, tempi e costi

Quantità: 15 disponibili

Aggiungi al carrello

Foto dell'editore

David M. Russinoff
ISBN 10: 3030070484 ISBN 13: 9783030070489
Nuovo Paperback

Da: Grand Eagle Retail, Bensenville, IL, U.S.A.

Valutazione del venditore 5 su 5 stelle 5 stelle, Maggiori informazioni sulle valutazioni dei venditori

Paperback. Condizione: new. Paperback. This is the first book to focus on the problem of ensuring the correctness of floating-point hardware designs through mathematical methods. Formal Verification of Floating-Point Hardware Design advances a verification methodology based on a unified theory of register-transfer logic and floating-point arithmetic that has been developed and applied to the formal verification of commercial floating-point units over the course of more than two decades, during which the author was employed by several major microprocessor design companies. The book consists of five parts, the first two of which present a rigorous exposition of the general theory based on the first principles of arithmetic. Part I covers bit vectors and the bit manipulation primitives, integer and fixed-point encodings, and bit-wise logical operations. Part II addresses the properties of floating-point numbers, the formats in which they are encoded as bit vectors, and the various modes of floating-point rounding. In Part III, the theory is extended to the analysis of several algorithms and optimization techniques that are commonly used in commercial implementations of elementary arithmetic operations. As a basis for the formal verification of such implementations, Part IV contains high-level specifications of correctness of the basic arithmetic instructions of several major industry-standard floating-point architectures, including all details pertaining to the handling of exceptional conditions. Part V illustrates the methodology, applying the preceding theory to the comprehensive verification of a state-of-the-art commercial floating-point unit. All of these results have been formalized in the logic of the ACL2 theorem prover and mechanically checked to ensure their correctness. They are presented here, however, in simple conventional mathematical notation. The book presupposes no familiarity with ACL2, logic design, or any mathematics beyond basic high school algebra. It will be of interest to verification engineers as well as arithmetic circuit designers who appreciate the value of a rigorous approach to their art, and is suitable as a graduate text in computer arithmetic. Shipping may be from multiple locations in the US or from the UK, depending on stock availability. Codice articolo 9783030070489

Contatta il venditore

Compra nuovo

EUR 96,60
Convertire valuta
Spese di spedizione: GRATIS
In U.S.A.
Destinazione, tempi e costi

Quantità: 1 disponibili

Aggiungi al carrello

Foto dell'editore

Russinoff, David M.
Editore: Springer, 2019
ISBN 10: 3030070484 ISBN 13: 9783030070489
Nuovo Brossura

Da: Lucky's Textbooks, Dallas, TX, U.S.A.

Valutazione del venditore 5 su 5 stelle 5 stelle, Maggiori informazioni sulle valutazioni dei venditori

Condizione: New. Codice articolo ABLIING23Mar3113020004470

Contatta il venditore

Compra nuovo

EUR 94,47
Convertire valuta
Spese di spedizione: EUR 3,45
In U.S.A.
Destinazione, tempi e costi

Quantità: Più di 20 disponibili

Aggiungi al carrello

Foto dell'editore

Russinoff, David M.
Editore: Springer, 2019
ISBN 10: 3030070484 ISBN 13: 9783030070489
Nuovo Brossura

Da: Ria Christie Collections, Uxbridge, Regno Unito

Valutazione del venditore 5 su 5 stelle 5 stelle, Maggiori informazioni sulle valutazioni dei venditori

Condizione: New. In. Codice articolo ria9783030070489_new

Contatta il venditore

Compra nuovo

EUR 93,95
Convertire valuta
Spese di spedizione: EUR 13,81
Da: Regno Unito a: U.S.A.
Destinazione, tempi e costi

Quantità: Più di 20 disponibili

Aggiungi al carrello

Foto dell'editore

Russinoff, David M.
Editore: Springer 2019-01, 2019
ISBN 10: 3030070484 ISBN 13: 9783030070489
Nuovo PF

Da: Chiron Media, Wallingford, Regno Unito

Valutazione del venditore 4 su 5 stelle 4 stelle, Maggiori informazioni sulle valutazioni dei venditori

PF. Condizione: New. Codice articolo 6666-IUK-9783030070489

Contatta il venditore

Compra nuovo

EUR 94,00
Convertire valuta
Spese di spedizione: EUR 17,86
Da: Regno Unito a: U.S.A.
Destinazione, tempi e costi

Quantità: 10 disponibili

Aggiungi al carrello

Immagini fornite dal venditore

David M. Russinoff
ISBN 10: 3030070484 ISBN 13: 9783030070489
Nuovo Taschenbuch
Print on Demand

Da: BuchWeltWeit Ludwig Meier e.K., Bergisch Gladbach, Germania

Valutazione del venditore 5 su 5 stelle 5 stelle, Maggiori informazioni sulle valutazioni dei venditori

Taschenbuch. Condizione: Neu. This item is printed on demand - it takes 3-4 days longer - Neuware -This is the first book to focus on the problem of ensuring the correctness of floating-point hardware designs through mathematical methods. Formal Verification of Floating-Point Hardware Design advances a verification methodology based on a unified theory of register-transfer logic and floating-point arithmetic that has been developed and applied to the formal verification of commercial floating-point units over the course of more than two decades, during which the author was employed by several major microprocessor design companies.The book consists of five parts, the first two of which present a rigorous exposition of the general theory based on the first principles of arithmetic. Part I covers bit vectors and the bit manipulation primitives, integer and fixed-point encodings, and bit-wise logical operations. Part II addresses the properties of floating-point numbers, the formats in which they are encoded as bit vectors, and the various modes of floating-point rounding. In Part III, the theory is extended to the analysis of several algorithms and optimization techniques that are commonly used in commercial implementations of elementary arithmetic operations. As a basis for the formal verification of such implementations, Part IV contains high-level specifications of correctness of the basic arithmetic instructions of several major industry-standard floating-point architectures, including all details pertaining to the handling of exceptional conditions. Part V illustrates the methodology, applying the preceding theory to the comprehensive verification of a state-of-the-art commercial floating-point unit.All of these results have been formalized in the logic of the ACL2 theorem prover and mechanically checked to ensure their correctness. They are presented here, however, in simple conventional mathematical notation. The book presupposes no familiarity with ACL2, logic design, or any mathematics beyond basic high school algebra. It will be of interest to verification engineers as well as arithmetic circuit designers who appreciate the value of a rigorous approach to their art, and is suitable as a graduate text in computer arithmetic. 408 pp. Englisch. Codice articolo 9783030070489

Contatta il venditore

Compra nuovo

EUR 90,94
Convertire valuta
Spese di spedizione: EUR 23,00
Da: Germania a: U.S.A.
Destinazione, tempi e costi

Quantità: 2 disponibili

Aggiungi al carrello

Immagini fornite dal venditore

Russinoff, David M.; Moore, J. Strother (FRW)
Editore: Springer, 2019
ISBN 10: 3030070484 ISBN 13: 9783030070489
Antico o usato Brossura

Da: GreatBookPrices, Columbia, MD, U.S.A.

Valutazione del venditore 5 su 5 stelle 5 stelle, Maggiori informazioni sulle valutazioni dei venditori

Condizione: As New. Unread book in perfect condition. Codice articolo 35129092

Contatta il venditore

Compra usato

EUR 112,15
Convertire valuta
Spese di spedizione: EUR 2,28
In U.S.A.
Destinazione, tempi e costi

Quantità: 15 disponibili

Aggiungi al carrello

Foto dell'editore

Russinoff, David M.
Editore: Springer, 2019
ISBN 10: 3030070484 ISBN 13: 9783030070489
Nuovo Brossura

Da: California Books, Miami, FL, U.S.A.

Valutazione del venditore 5 su 5 stelle 5 stelle, Maggiori informazioni sulle valutazioni dei venditori

Condizione: New. Codice articolo I-9783030070489

Contatta il venditore

Compra nuovo

EUR 116,66
Convertire valuta
Spese di spedizione: GRATIS
In U.S.A.
Destinazione, tempi e costi

Quantità: Più di 20 disponibili

Aggiungi al carrello

Foto dell'editore

Russinoff, David M.
Editore: Springer, 2019
ISBN 10: 3030070484 ISBN 13: 9783030070489
Nuovo Brossura

Da: Books Puddle, New York, NY, U.S.A.

Valutazione del venditore 4 su 5 stelle 4 stelle, Maggiori informazioni sulle valutazioni dei venditori

Condizione: New. Codice articolo 26375930696

Contatta il venditore

Compra nuovo

EUR 115,96
Convertire valuta
Spese di spedizione: EUR 3,45
In U.S.A.
Destinazione, tempi e costi

Quantità: 4 disponibili

Aggiungi al carrello

Immagini fornite dal venditore

David M. Russinoff
ISBN 10: 3030070484 ISBN 13: 9783030070489
Nuovo Brossura
Print on Demand

Da: moluna, Greven, Germania

Valutazione del venditore 4 su 5 stelle 4 stelle, Maggiori informazioni sulle valutazioni dei venditori

Condizione: New. Dieser Artikel ist ein Print on Demand Artikel und wird nach Ihrer Bestellung fuer Sie gedruckt. A unified mathematical theory of register-transfer logic and computer arithmeticAnalysis of a collection of algorithms and optimization techniques commonly used in commercial implementationsComprehensive behavioral specifications of the ele. Codice articolo 448670340

Contatta il venditore

Compra nuovo

EUR 77,17
Convertire valuta
Spese di spedizione: EUR 48,99
Da: Germania a: U.S.A.
Destinazione, tempi e costi

Quantità: Più di 20 disponibili

Aggiungi al carrello

Vedi altre 8 copie di questo libro

Vedi tutti i risultati per questo libro