This book discusses the design and performance analysis of SDRAM controllers that cater to both real-time and best-effort applications, i.e. mixed-time-criticality memory controllers. The authors describe the state of the art, and then focus on an architecture template for reconfigurable memory controllers that addresses effectively the quickly evolving set of SDRAM standards, in terms of worst-case timing and power analysis, as well as implementation. A prototype implementation of the controller in SystemC and synthesizable VHDL for an FPGA development board are used as a proof of concept of the architecture template.
Le informazioni nella sezione "Riassunto" possono far riferimento a edizioni diverse di questo titolo.
Sven Goossens receivedhis M.Sc. in Embedded Systems from the Eindhoven University of Technology in2010. He worked as a researcher in the Electrical Engineering of the sameuniversity until 2011, and then started as a Ph.D. student, graduating in 2015.He is currently employed as a Hardware Architect at Intrinsic-ID. His researchinterests include mixed time-criticality systems, composability and SDRAMcontrollers.
Karthik Chandrasekarearnedhis M.Sc. degree in Computer Engineering from TU Delft in the Netherlands inNovember 2009. In October 2014, he received his Ph.D. also from the sameuniversity. His research interests include SoC Architectures,DRAM memories & memory controllers, on-chip communication networks andperformance & power modeling and analysis. He is currently employed as aSenior Architect at Nvidia.
Benny Akesson receivedhis M.Sc. degree at Lund Institute of Technology, Sweden in 2005 and a Ph.D.from Eindhoven University of Technology, the Netherlands in 2010. Since then,he has been employed as a Researcher at Eindhoven University of Technology, CzechTechnical University in Prague, and CISTER/INESC TEC ResearchUnit in Porto. Currently, he is working as a Research Fellow at TNO-ESI.His research interests include memory controller architectures, real-timescheduling, performance modeling, and performance virtualization. He haspublished more than 50 peer-reviewed conference papers and journal articles, aswell as two books about memory controllers for real-time embedded systems.
Kees Goossens receivedhis Ph.D. in Computer Science from the University of Edinburgh in 1993. Heworked for Philips/NXP Research from 1995 to 2010 on networks-onchips for consumerelectronics, where real-time performance, predictability, and costs are majorconstraints. He was part-time professor at Delft University from 2007 to 2010, andis now full professor at the Eindhoven University of Technology, where hisresearch focuses on composable (virtualized), predictable (real-time),low-power embedded systems, supporting multiple models of computation. Hepublished 4 books, 100+ papers, and 24 patents.
This book discusses thedesign and performance analysis of SDRAM controllers that cater to bothreal-time and best-effort applications, i.e. mixed-time-criticality memorycontrollers. The authors describe the state of the art, and then focus on anarchitecture template for reconfigurable memory controllers that addresseseffectively the quickly evolving set of SDRAM standards, in terms of worst-casetiming and power analysis, as well as implementation. A prototypeimplementation of the controller in SystemC and synthesizable VHDL for an FPGAdevelopment board are used as a proof of concept of the architecture template.
Le informazioni nella sezione "Su questo libro" possono far riferimento a edizioni diverse di questo titolo.
Da: Lucky's Textbooks, Dallas, TX, U.S.A.
Condizione: New. Codice articolo ABLIING23Mar3113020107297
Quantità: Più di 20 disponibili
Da: Ria Christie Collections, Uxbridge, Regno Unito
Condizione: New. In. Codice articolo ria9783319811963_new
Quantità: Più di 20 disponibili
Da: California Books, Miami, FL, U.S.A.
Condizione: New. Codice articolo I-9783319811963
Quantità: Più di 20 disponibili
Da: Chiron Media, Wallingford, Regno Unito
Paperback. Condizione: New. Codice articolo 6666-IUK-9783319811963
Quantità: 10 disponibili
Da: BuchWeltWeit Ludwig Meier e.K., Bergisch Gladbach, Germania
Taschenbuch. Condizione: Neu. This item is printed on demand - it takes 3-4 days longer - Neuware -This book discusses the design and performance analysis of SDRAM controllers that cater to both real-time and best-effort applications, i.e. mixed-time-criticality memory controllers. The authors describe the state of the art, and then focus on an architecture template for reconfigurable memory controllers that addresses effectively the quickly evolving set of SDRAM standards, in terms of worst-case timing and power analysis, as well as implementation. A prototype implementation of the controller in SystemC and synthesizable VHDL for an FPGA development board are used as a proof of concept of the architecture template. 232 pp. Englisch. Codice articolo 9783319811963
Quantità: 2 disponibili
Da: moluna, Greven, Germania
Condizione: New. Dieser Artikel ist ein Print on Demand Artikel und wird nach Ihrer Bestellung fuer Sie gedruckt. Discusses power-constrained mixed-time-criticality systems and why they are complex to design and verify Explains the concepts of predictability and composability and how they address the design and verification challenges of mixed-time-criticali. Codice articolo 448756098
Quantità: Più di 20 disponibili
Da: preigu, Osnabrück, Germania
Taschenbuch. Condizione: Neu. Memory Controllers for Mixed-Time-Criticality Systems | Architectures, Methodologies and Trade-offs | Sven Goossens (u. a.) | Taschenbuch | xxvii | Englisch | 2018 | Springer International Publishing | EAN 9783319811963 | Verantwortliche Person für die EU: Springer Verlag GmbH, Tiergartenstr. 17, 69121 Heidelberg, juergen[dot]hartmann[at]springer[dot]com | Anbieter: preigu Print on Demand. Codice articolo 114236741
Quantità: 5 disponibili
Da: buchversandmimpf2000, Emtmannsberg, BAYE, Germania
Taschenbuch. Condizione: Neu. Neuware -This book discusses the design and performance analysis of SDRAM controllers that cater to both real-time and best-effort applications, i.e. mixed-time-criticality memory controllers. The authors describe the state of the art, and then focus on an architecture template for reconfigurable memory controllers that addresses effectively the quickly evolving set of SDRAM standards, in terms of worst-case timing and power analysis, as well as implementation. A prototype implementation of the controller in SystemC and synthesizable VHDL for an FPGA development board are used as a proof of concept of the architecture template.Springer Verlag GmbH, Tiergartenstr. 17, 69121 Heidelberg 232 pp. Englisch. Codice articolo 9783319811963
Quantità: 2 disponibili
Da: AHA-BUCH GmbH, Einbeck, Germania
Taschenbuch. Condizione: Neu. Druck auf Anfrage Neuware - Printed after ordering - This book discusses the design and performance analysis of SDRAM controllers that cater to both real-time and best-effort applications, i.e. mixed-time-criticality memory controllers. The authors describe the state of the art, and then focus on an architecture template for reconfigurable memory controllers that addresses effectively the quickly evolving set of SDRAM standards, in terms of worst-case timing and power analysis, as well as implementation. A prototype implementation of the controller in SystemC and synthesizable VHDL for an FPGA development board are used as a proof of concept of the architecture template. Codice articolo 9783319811963
Quantità: 1 disponibili
Da: Revaluation Books, Exeter, Regno Unito
Paperback. Condizione: Brand New. reprint edition. 232 pages. 9.25x6.10x0.53 inches. In Stock. Codice articolo x-3319811967
Quantità: 2 disponibili