System Level Design from Hw/Sw to Memory for Embedded Systems: 5th Ifip Tc 10 International Embedded Systems Symposium, Iess 2015, Foz Do Iguaçu, Brazil, November 3–6, 2015, Proceedings: 523 - Rilegato

Libro 176 di 292: IFIP Advances in Information and Communication Technology
 
9783319900223: System Level Design from Hw/Sw to Memory for Embedded Systems: 5th Ifip Tc 10 International Embedded Systems Symposium, Iess 2015, Foz Do Iguaçu, Brazil, November 3–6, 2015, Proceedings: 523

Sinossi

This book constitutes the refereed proceedings of the 5th IFIP TC 10 International Embedded Systems Symposium, IESS 2015, held in Foz do Iguaçu, Brazil, in November 2015.

The 18 full revised papers presented were carefully reviewed and selected from 25 submissions. The papers present a broad discussion on the design, analysis and verification of embedded and cyber-physical systems including design methodologies, verification, performance analysis, and real-time systems design. They are organized in the following topical sections: cyber-physical systems, system-level design; multi/many-core system design; memory system design; and embedded HW/SW design and applications.


Le informazioni nella sezione "Riassunto" possono far riferimento a edizioni diverse di questo titolo.

Altre edizioni note dello stesso titolo

9783030079178: System Level Design from HW/SW to Memory for Embedded Systems: 5th IFIP TC 10 International Embedded Systems Symposium, IESS 2015, Foz do Iguaçu, Brazil, November 3–6, 2015, Proceedings: 523

Edizione in evidenza

ISBN 10:  3030079171 ISBN 13:  9783030079178
Casa editrice: Springer, 2018
Brossura