High Performance Embedded Architectures and Compilers: Second International Conference, HiPEAC 2007 Ghent, Belgium, January 28-30, 2007 Proceedings: 4367 - Brossura

 
9783540693376: High Performance Embedded Architectures and Compilers: Second International Conference, HiPEAC 2007 Ghent, Belgium, January 28-30, 2007 Proceedings: 4367
Brossura
ISBN 10: 3540693378 ISBN 13: 9783540693376
Casa editrice: Springer, 2009

Sinossi

This book constitutes the refereed proceedings of the Second International Conference on High Performance Embedded Architectures and Compilers, HiPEAC 2007, held in Ghent, Belgium, in January 2007. The 19 revised full papers presented together with one invited keynote paper were carefully reviewed and selected from 65 submissions. The papers are organized in topical sections.

Le informazioni nella sezione "Riassunto" possono far riferimento a edizioni diverse di questo titolo.

Contenuti

Invited Program.- Keynote: Insight, Not (Random) Numbers: An Embedded Perspective.- I Secure and Low-Power Embedded Memory Systems.- Compiler-Assisted Memory Encryption for Embedded Processors.- Leveraging High Performance Data Cache Techniques to Save Power in Embedded Systems.- Applying Decay to Reduce Dynamic Power in Set-Associative Caches.- II Architecture/Compiler Optimizations for Efficient Embedded Processing.- Virtual Registers: Reducing Register Pressure Without Enlarging the Register File.- Bounds Checking with Taint-Based Analysis.- Reducing Exit Stub Memory Consumption in Code Caches.- III Adaptive Microarchitectures.- Reducing Branch Misprediction Penalties Via Adaptive Pipeline Scaling.- Fetch Gating Control Through Speculative Instruction Window Weighting.- Dynamic Capacity-Speed Tradeoffs in SMT Processor Caches.- Branch History Matching: Branch Predictor Warmup for Sampled Simulation.- Sunflower : Full-System, Embedded Microarchitecture Evaluation.- Efficient Program Power Behavior Characterization.- Generation of Efficient Embedded Applications.- Performance/Energy Optimization of DSP Transforms on the XScale Processor.- Arx: A Toolset for the Efficient Simulation and Direct Synthesis of High-Performance Signal Processing Algorithms.- A Throughput-Driven Task Creation and Mapping for Network Processors.- Optimizations and Architectural Tradeoffs for Embedded Systems.- MiDataSets: Creating the Conditions for a More Realistic Evaluation of Iterative Optimization.- Evaluation of Offset Assignment Heuristics.- Customizing the Datapath and ISA of Soft VLIW Processors.- Instruction Set Extension Generation with Considering Physical Constraints.

Le informazioni nella sezione "Su questo libro" possono far riferimento a edizioni diverse di questo titolo.

Editore
Springer
Data di pubblicazione
2009
Lingua
Inglese
ISBN 10 
3540693378
ISBN 13 
9783540693376
Rilegatura
Copertina flessibile
Numero di pagine
324
Redattore
De Bosschere Koen
Contatto del produttore
non disponibile
Persona responsabile
CMN Printpool Inh. Mathis Neumann
https://www.also.com/ec/cms5/en_6000/6000/index.jsp

Friedrich-Karl-Str. 9
Hamburg
Germania