This work is a contribution at the architectural level to the improvement of fault tolerance in massively defective multicore chips fabricated using nanometer transistors. The main idea of this work is that a chip should be organized in a replicated architecture and become as autonomous as possible to increase its resilience against both permanent defects and transient faults occurring at runtime. Therefore, we introduce a new chip self-configuration methodology, which allows detecting and isolating the defective cores, deactivating the isolated cores, configuring the communications between the cores and managing the allocation and execution of tasks. The efficiency of the proposed methods is studied as a function of the fraction of defective cores, the fraction of defective interconnects and the soft error rate.
Le informazioni nella sezione "Riassunto" possono far riferimento a edizioni diverse di questo titolo.
Hard to Find book
Le informazioni nella sezione "Su questo libro" possono far riferimento a edizioni diverse di questo titolo.
EUR 28,70 per la spedizione da Regno Unito a U.S.A.
Destinazione, tempi e costiEUR 48,99 per la spedizione da Germania a U.S.A.
Destinazione, tempi e costiDa: moluna, Greven, Germania
Kartoniert / Broschiert. Condizione: New. Dieser Artikel ist ein Print on Demand Artikel und wird nach Ihrer Bestellung fuer Sie gedruckt. Autor/Autorin: Zajac PiotrPiotr Zajac, PhD: Studied Electronics at the Technical University of Lodz, Poland. Received his PhD in 2008 from the National Institute of Applied Sciences of Toulouse, France. Lecturer at the Technical University of Lodz. Codice articolo 4966717
Quantità: Più di 20 disponibili
Da: Mispah books, Redhill, SURRE, Regno Unito
Paperback. Condizione: Like New. Like New. book. Codice articolo ERICA77336392027406
Quantità: 1 disponibili