Transactions on High-Performance Embedded Architectures and Compilers II: 5470 - Brossura

Brossura

ISBN 10: 3642009034 ISBN 13: 9783642009037

Casa editrice: Springer Berlin Heidelberg, 2010

Riassunto

caches.Theyintroduce a reuse-distance drowsy cache mechanism that issimpleas well as e?ective in reducingthestaticpower in caches.

Su questo libro

Dalla quarta di copertina

Transactions on HiPEAC aims at the timely dissemination of research contributions in computer architecture and compilation methods for high-performance embedded computer systems. Recognizing the convergence of embedded and general-purpose computer systems, this journal publishes original research on systems targeted at specific computing tasks as well as systems with broad application bases. The scope of the journal therefore covers all aspects of computer architecture, code generation and compiler optimization methods of interest to researchers and practitioners designing future embedded systems.

This second issue contains 15 papers carefully reviewed and selected out of 31 submissions and is divided into two sections. The first section contains extended versions of the top five papers from the 2nd International Conference on High-Performance Embedded Architectures and Compilers (HiPEAC 2007) held in Ghent, Belgium, in January 2007.  The second section consists of ten papers covering topics such as microarchitecture, memory systems, code generation, and performance modeling.

Dettagli dell'edizione

• Editore: Springer Berlin Heidelberg
• Data di pubblicazione: 2010
• Lingua: Inglese
• ISBN 10: 3642009034
• ISBN 13: 9783642009037
• Rilegatura: Copertina flessibile
• Numero di pagine: 344
• Redattore: Stenstrom Per
• Contatto del produttore: Springer-Verlag GmbH; customerservice@springernature.com; ; Tiergartenstraße 17; Heidelberg; Baden-Württemberg; 69121; Germania