Design & Implementation of Programmable CRC Computation using FPGA: CRC as a modem error-correcting Code - Brossura
Sinossi
Good error control performance requires the scheme to be selected based on the characteristics of the communication channel. Consequently, error-detecting and correcting codes can be generally distinguished between random-error-detecting/correcting and burst-error-detecting/correcting. Cyclic codes have favorable properties in that they are well suited for detecting burst errors. The cyclic redundancy check (CRC) is an error detection technique that is widely utilized in digital data communication and other fields such as data storage, data compression, etc. The work presented in describes the FPGA implementation of a CRC Decoder that has the advantages of correcting more than one bit error. Since we are introducing the hardware implementation of CRC with error correction, our main concern is about the design of the CRC decoder with error correcting capabilities. Such an optimized circuit represents an attractive hard macro for environments requiring low cost hardware flexibility, and in emerging areas such as ISCSI-based SANs, where the flexibility to adopt emerging protocols offers a key advantage to vendors.
Le informazioni nella sezione "Riassunto" possono far riferimento a edizioni diverse di questo titolo.
L'autore
M.Tech (ECE) from JNTU , Hyderabad.Lecturer in E&TC dept., SVERIs COE (POLY) Pandharpur, Pandharpur.
Le informazioni nella sezione "Su questo libro" possono far riferimento a edizioni diverse di questo titolo.
Risultati della ricerca per Design & Implementation of Programmable CRC Computation...
Immagini fornite dal venditore
Design & Implementation of Programmable CRC Computation using FPGA
Editore:
LAP LAMBERT Academic Publishing Aug 2014, 2014
ISBN 10: 3659162604
ISBN 13: 9783659162602
Nuovo
Taschenbuch
Da: BuchWeltWeit Ludwig Meier e.K., Bergisch Gladbach, Germania
Valutazione del venditore 5 su 5 stelle
Taschenbuch. Condizione: Neu. This item is printed on demand - it takes 3-4 days longer - Neuware -Good error control performance requires the scheme to be selected based on the characteristics of the communication channel. Consequently, error-detecting and correcting codes can be generally distinguished between random-error-detecting/correcting and burst-error-detecting/correcting. Cyclic codes have favorable properties in that they are well suited for detecting burst errors. The cyclic redundancy check (CRC) is an error detection technique that is widely utilized in digital data communication and other fields such as data storage, data compression, etc. The work presented in describes the FPGA implementation of a CRC Decoder that has the advantages of correcting more than one bit error. Since we are introducing the hardware implementation of CRC with error correction, our main concern is about the design of the CRC decoder with error correcting capabilities. Such an optimized circuit represents an attractive hard macro for environments requiring low cost hardware flexibility, and in emerging areas such as ISCSI-based SANs, where the flexibility to adopt emerging protocols offers a key advantage to vendors. 104 pp. Englisch. Codice articolo 9783659162602
Compra nuovo
EUR 54,90
Spedizione EUR 23,00
Spedito da Germania a U.S.A.
Spedito da Germania a U.S.A.
Quantità: 2 disponibili
Foto dell'editore
Design & Implementation of Programmable CRC Computation using FPGA
Editore:
VDM Verlag Dr. Mueller Aktiengesellschaft & Co. KG, 2014
ISBN 10: 3659162604
ISBN 13: 9783659162602
Nuovo
Brossura
Da: Books Puddle, New York, NY, U.S.A.
Valutazione del venditore 4 su 5 stelle
Condizione: New. pp. 104. Codice articolo 26359038816
Compra nuovo
EUR 80,33
Spedizione EUR 3,33
Spedito in U.S.A.
Spedito in U.S.A.
Quantità: 4 disponibili
Foto dell'editore
Design & Implementation of Programmable CRC Computation using FPGA
Editore:
VDM Verlag Dr. Mueller Aktiengesellschaft & Co. KG, 2014
ISBN 10: 3659162604
ISBN 13: 9783659162602
Nuovo
Brossura
Da: Majestic Books, Hounslow, Regno Unito
Valutazione del venditore 4 su 5 stelle
Condizione: New. Print on Demand pp. 104 2:B&W 6 x 9 in or 229 x 152 mm Perfect Bound on Creme w/Gloss Lam. Codice articolo 353484991
Compra nuovo
EUR 81,46
Spedizione EUR 7,50
Spedito da Regno Unito a U.S.A.
Spedito da Regno Unito a U.S.A.
Quantità: 4 disponibili
Immagini fornite dal venditore
Design & Implementation of Programmable CRC Computation using FPGA
Editore:
LAP LAMBERT Academic Publishing, 2014
ISBN 10: 3659162604
ISBN 13: 9783659162602
Nuovo
Brossura
Da: moluna, Greven, Germania
Valutazione del venditore 4 su 5 stelle
Condizione: New. Dieser Artikel ist ein Print on Demand Artikel und wird nach Ihrer Bestellung fuer Sie gedruckt. Autor/Autorin: Murade RameshwarM.Tech (ECE) from JNTU , Hyderabad.Lecturer in E&TC dept., SVERIs COE (POLY) Pandharpur, Pandharpur.Good error control performance requires the scheme to be selected based on the characteristics of the communicati. Codice articolo 5136097
Compra nuovo
EUR 45,45
Spedizione EUR 48,99
Spedito da Germania a U.S.A.
Spedito da Germania a U.S.A.
Quantità: Più di 20 disponibili
Foto dell'editore
Design & Implementation of Programmable CRC Computation using FPGA
Editore:
VDM Verlag Dr. Mueller Aktiengesellschaft & Co. KG, 2014
ISBN 10: 3659162604
ISBN 13: 9783659162602
Nuovo
Brossura
Da: Biblios, Frankfurt am main, HESSE, Germania
Valutazione del venditore 4 su 5 stelle
Condizione: New. PRINT ON DEMAND pp. 104. Codice articolo 18359038826
Compra nuovo
EUR 85,16
Spedizione EUR 9,95
Spedito da Germania a U.S.A.
Spedito da Germania a U.S.A.
Quantità: 4 disponibili
Immagini fornite dal venditore
Design & Implementation of Programmable CRC Computation using FPGA
Editore:
LAP LAMBERT Academic Publishing Aug 2014, 2014
ISBN 10: 3659162604
ISBN 13: 9783659162602
Nuovo
Taschenbuch
Da: buchversandmimpf2000, Emtmannsberg, BAYE, Germania
Valutazione del venditore 5 su 5 stelle
Taschenbuch. Condizione: Neu. This item is printed on demand - Print on Demand Titel. Neuware -Good error control performance requires the scheme to be selected based on the characteristics of the communication channel. Consequently, error-detecting and correcting codes can be generally distinguished between random-error-detecting/correcting and burst-error-detecting/correcting. Cyclic codes have favorable properties in that they are well suited for detecting burst errors. The cyclic redundancy check (CRC) is an error detection technique that is widely utilized in digital data communication and other fields such as data storage, data compression, etc. The work presented in describes the FPGA implementation of a CRC Decoder that has the advantages of correcting more than one bit error. Since we are introducing the hardware implementation of CRC with error correction, our main concern is about the design of the CRC decoder with error correcting capabilities. Such an optimized circuit represents an attractive hard macro for environments requiring low cost hardware flexibility, and in emerging areas such as ISCSI-based SANs, where the flexibility to adopt emerging protocols offers a key advantage to vendors.Books on Demand GmbH, Überseering 33, 22297 Hamburg 104 pp. Englisch. Codice articolo 9783659162602
Compra nuovo
EUR 54,90
Spedizione EUR 60,00
Spedito da Germania a U.S.A.
Spedito da Germania a U.S.A.
Quantità: 1 disponibili
Immagini fornite dal venditore
Design & Implementation of Programmable CRC Computation using FPGA : CRC as a modem error-correcting Code
Editore:
LAP LAMBERT Academic Publishing, 2014
ISBN 10: 3659162604
ISBN 13: 9783659162602
Nuovo
Taschenbuch
Da: AHA-BUCH GmbH, Einbeck, Germania
Valutazione del venditore 5 su 5 stelle
Taschenbuch. Condizione: Neu. nach der Bestellung gedruckt Neuware - Printed after ordering - Good error control performance requires the scheme to be selected based on the characteristics of the communication channel. Consequently, error-detecting and correcting codes can be generally distinguished between random-error-detecting/correcting and burst-error-detecting/correcting. Cyclic codes have favorable properties in that they are well suited for detecting burst errors. The cyclic redundancy check (CRC) is an error detection technique that is widely utilized in digital data communication and other fields such as data storage, data compression, etc. The work presented in describes the FPGA implementation of a CRC Decoder that has the advantages of correcting more than one bit error. Since we are introducing the hardware implementation of CRC with error correction, our main concern is about the design of the CRC decoder with error correcting capabilities. Such an optimized circuit represents an attractive hard macro for environments requiring low cost hardware flexibility, and in emerging areas such as ISCSI-based SANs, where the flexibility to adopt emerging protocols offers a key advantage to vendors. Codice articolo 9783659162602
Compra nuovo
EUR 54,90
Spedizione EUR 60,87
Spedito da Germania a U.S.A.
Spedito da Germania a U.S.A.
Quantità: 1 disponibili