Articoli correlati a Response Data Compression Techniques in Digital Circuit...
Sinossi
Today, digital logic circuits are essential embedded parts of devices that are critically important due to impact on public safety. Such devices include transportation, human implants and critical systems' management where Fault-Tolerant (FT) concept is the bottom line. To implement the concept of FT it is essential to test the system accurately to measure all the critical parameters of a dependable system. Challenges of testing has become more difficult due to ubiquitous and complexity of digital systems. Exhaustive testing is impossible and ATEs are not commonly affordable that led to the design concepts of DFT and BIST techniques. Due to the problems of storing huge response data the data compression techniques (RDC) like One's Count, Transition Count, Syndrome Testing, Walsh Spectra Coefficients, Signature Analysis, etc. are used in practicing testing. However, the problems of Aliasing are inevitable in RDC techniques. Embodied in this book is the study and evaluations of the effectiveness of various RDC techniques while applied individually. The results of extended study and evaluations of combinations of different RDC techniques are also part of the contents of the book.
Le informazioni nella sezione "Riassunto" possono far riferimento a edizioni diverse di questo titolo.
L'autore
J. AlBalushi holds ME, BE;A. Ahmad is currently with Sultan Qaboos University in Oman, holds PhD, MScEng, BScEng degrees and a PG diploma. With over 36 years' of professional experience with universities and industries he authored 160 scientific papers, a book and some book chapters. He delivered many expert invited lectures and keynote addresses.
Le informazioni nella sezione "Su questo libro" possono far riferimento a edizioni diverse di questo titolo.
Compra nuovo
Visualizza questo articolo
EUR 45,45
EUR 9,70 per la spedizione da Germania a Italia
Destinazione, tempi e costiRisultati della ricerca per Response Data Compression Techniques in Digital Circuit...
Immagini fornite dal venditore
Response Data Compression Techniques in Digital Circuit Testing
Editore:
LAP LAMBERT Academic Publishing, 2014
ISBN 10: 3659239615
ISBN 13: 9783659239618
Nuovo
Brossura
Da: moluna, Greven, Germania
Valutazione del venditore 5 su 5 stelle
Condizione: New. Dieser Artikel ist ein Print on Demand Artikel und wird nach Ihrer Bestellung fuer Sie gedruckt. Autor/Autorin: Al-Balushi JaberJ. AlBalushi holds ME, BEA. Ahmad is currently with Sultan Qaboos University in Oman, holds PhD, MScEng, BScEng degrees and a PG diploma. With over 36 years of professional experience with universities and industrie. Codice articolo 5142220
Quantità: Più di 20 disponibili
Immagini fornite dal venditore
Response Data Compression Techniques in Digital Circuit Testing
Editore:
LAP LAMBERT Academic Publishing Nov 2014, 2014
ISBN 10: 3659239615
ISBN 13: 9783659239618
Nuovo
Taschenbuch
Da: BuchWeltWeit Ludwig Meier e.K., Bergisch Gladbach, Germania
Valutazione del venditore 5 su 5 stelle
Taschenbuch. Condizione: Neu. This item is printed on demand - it takes 3-4 days longer - Neuware -Today, digital logic circuits are essential embedded parts of devices that are critically important due to impact on public safety. Such devices include transportation, human implants and critical systems' management where Fault-Tolerant (FT) concept is the bottom line. To implement the concept of FT it is essential to test the system accurately to measure all the critical parameters of a dependable system. Challenges of testing has become more difficult due to ubiquitous and complexity of digital systems. Exhaustive testing is impossible and ATEs are not commonly affordable that led to the design concepts of DFT and BIST techniques. Due to the problems of storing huge response data the data compression techniques (RDC) like One's Count, Transition Count, Syndrome Testing, Walsh Spectra Coefficients, Signature Analysis, etc. are used in practicing testing. However, the problems of Aliasing are inevitable in RDC techniques. Embodied in this book is the study and evaluations of the effectiveness of various RDC techniques while applied individually. The results of extended study and evaluations of combinations of different RDC techniques are also part of the contents of the book. 96 pp. Englisch. Codice articolo 9783659239618
Quantità: 2 disponibili
Immagini fornite dal venditore
Response Data Compression Techniques in Digital Circuit Testing : Study and Evaluation
Editore:
LAP LAMBERT Academic Publishing, 2014
ISBN 10: 3659239615
ISBN 13: 9783659239618
Nuovo
Taschenbuch
Da: AHA-BUCH GmbH, Einbeck, Germania
Valutazione del venditore 5 su 5 stelle
Taschenbuch. Condizione: Neu. nach der Bestellung gedruckt Neuware - Printed after ordering - Today, digital logic circuits are essential embedded parts of devices that are critically important due to impact on public safety. Such devices include transportation, human implants and critical systems' management where Fault-Tolerant (FT) concept is the bottom line. To implement the concept of FT it is essential to test the system accurately to measure all the critical parameters of a dependable system. Challenges of testing has become more difficult due to ubiquitous and complexity of digital systems. Exhaustive testing is impossible and ATEs are not commonly affordable that led to the design concepts of DFT and BIST techniques. Due to the problems of storing huge response data the data compression techniques (RDC) like One's Count, Transition Count, Syndrome Testing, Walsh Spectra Coefficients, Signature Analysis, etc. are used in practicing testing. However, the problems of Aliasing are inevitable in RDC techniques. Embodied in this book is the study and evaluations of the effectiveness of various RDC techniques while applied individually. The results of extended study and evaluations of combinations of different RDC techniques are also part of the contents of the book. Codice articolo 9783659239618
Quantità: 1 disponibili
Immagini fornite dal venditore
Response Data Compression Techniques in Digital Circuit Testing
Editore:
LAP LAMBERT Academic Publishing Nov 2014, 2014
ISBN 10: 3659239615
ISBN 13: 9783659239618
Nuovo
Taschenbuch
Da: buchversandmimpf2000, Emtmannsberg, BAYE, Germania
Valutazione del venditore 5 su 5 stelle
Taschenbuch. Condizione: Neu. This item is printed on demand - Print on Demand Titel. Neuware -Today, digital logic circuits are essential embedded parts of devices that are critically important due to impact on public safety. Such devices include transportation, human implants and critical systems¿ management where Fault-Tolerant (FT) concept is the bottom line. To implement the concept of FT it is essential to test the system accurately to measure all the critical parameters of a dependable system. Challenges of testing has become more difficult due to ubiquitous and complexity of digital systems. Exhaustive testing is impossible and ATEs are not commonly affordable that led to the design concepts of DFT and BIST techniques. Due to the problems of storing huge response data the data compression techniques (RDC) like One's Count, Transition Count, Syndrome Testing, Walsh Spectra Coefficients, Signature Analysis, etc. are used in practicing testing. However, the problems of Aliasing are inevitable in RDC techniques. Embodied in this book is the study and evaluations of the effectiveness of various RDC techniques while applied individually. The results of extended study and evaluations of combinations of different RDC techniques are also part of the contents of the book.Books on Demand GmbH, Überseering 33, 22297 Hamburg 96 pp. Englisch. Codice articolo 9783659239618
Quantità: 1 disponibili