For some years ago the main statement among verification engineers was "Bugs in hardware cost money". Nowadays, the embedded software is playing an important role in the embedded systems industry and the statement can be updated to "Bugs in hardware and in software cost a lot of money". Embedded software is very powerful in embedded systems in order to implement important functionalities and functional innovations. The developing costs of embedded software are becoming huge and its amount in safety critical systems is increasing. Therefore, the verification of complex systems needs to consider the verification of both hardware and embedded software modules. The most commonly used approaches to verify embedded software are based on co- simulation or on co-debugging, which consume long verification time and additionally have coverage limitations. Formal verification assures complete coverage, but is limited to the size of the module that can be verified. This dissertation extends the conventional verification limitations with methodologies that are based on temporal properties and formal verification.
Le informazioni nella sezione "Riassunto" possono far riferimento a edizioni diverse di questo titolo.
Djones Lettnin has Master's in Electric Engineering at Catholic University of Rio Grande do Sul (2004), Brazil, and PhD. in Computer Engineering at the Eberhard Karls University of Tübingen (2009), Germany. He has interest in design and veri?cation of embedded systems.
Le informazioni nella sezione "Su questo libro" possono far riferimento a edizioni diverse di questo titolo.
Da: BuchWeltWeit Ludwig Meier e.K., Bergisch Gladbach, Germania
Taschenbuch. Condizione: Neu. This item is printed on demand - it takes 3-4 days longer - Neuware -For some years ago the main statement among verification engineers was Bugs in hardware cost money. Nowadays, the embedded software is playing an important role in the embedded systems industry and the statement can be updated to Bugs in hardware and in software cost a lot of money. Embedded software is very powerful in embedded systems in order to implement important functionalities and functional innovations. The developing costs of embedded software are becoming huge and its amount in safety critical systems is increasing. Therefore, the verification of complex systems needs to consider the verification of both hardware and embedded software modules. The most commonly used approaches to verify embedded software are based on co- simulation or on co-debugging, which consume long verification time and additionally have coverage limitations. Formal verification assures complete coverage, but is limited to the size of the module that can be verified. This dissertation extends the conventional verification limitations with methodologies that are based on temporal properties and formal verification. 160 pp. Englisch. Codice articolo 9783838112077
Quantità: 2 disponibili
Da: moluna, Greven, Germania
Condizione: New. Dieser Artikel ist ein Print on Demand Artikel und wird nach Ihrer Bestellung fuer Sie gedruckt. For some years ago the main statement among verification engineers was Bugs in hardware cost money. Nowadays, the embedded software is playing an important role in the embedded systems industry and the statement can be updated to Bugs in hardware and in so. Codice articolo 5405585
Quantità: Più di 20 disponibili
Da: preigu, Osnabrück, Germania
Taschenbuch. Condizione: Neu. Verification of Temporal Properties in Embedded Software | based on Assertion and Semiformal Verification Approaches | Djones Lettnin | Taschenbuch | 160 S. | Englisch | 2015 | Südwestdeutscher Verlag für Hochschulschriften | EAN 9783838112077 | Verantwortliche Person für die EU: BoD - Books on Demand, In de Tarpen 42, 22848 Norderstedt, info[at]bod[dot]de | Anbieter: preigu. Codice articolo 101424787
Quantità: 5 disponibili
Da: buchversandmimpf2000, Emtmannsberg, BAYE, Germania
Taschenbuch. Condizione: Neu. This item is printed on demand - Print on Demand Titel. Neuware -For some years ago the main statement among verification engineers was 'Bugs in hardware cost money'. Nowadays, the embedded software is playing an important role in the embedded systems industry and the statement can be updated to 'Bugs in hardware and in software cost a lot of money'. Embedded software is very powerful in embedded systems in order to implement important functionalities and functional innovations. The developing costs of embedded software are becoming huge and its amount in safety critical systems is increasing. Therefore, the verification of complex systems needs to consider the verification of both hardware and embedded software modules. The most commonly used approaches to verify embedded software are based on co- simulation or on co-debugging, which consume long verification time and additionally have coverage limitations. Formal verification assures complete coverage, but is limited to the size of the module that can be verified. This dissertation extends the conventional verification limitations with methodologies that are based on temporal properties and formal verification.VDM Verlag, Dudweiler Landstraße 99, 66123 Saarbrücken 160 pp. Englisch. Codice articolo 9783838112077
Quantità: 1 disponibili
Da: AHA-BUCH GmbH, Einbeck, Germania
Taschenbuch. Condizione: Neu. nach der Bestellung gedruckt Neuware - Printed after ordering - For some years ago the main statement among verification engineers was Bugs in hardware cost money. Nowadays, the embedded software is playing an important role in the embedded systems industry and the statement can be updated to Bugs in hardware and in software cost a lot of money. Embedded software is very powerful in embedded systems in order to implement important functionalities and functional innovations. The developing costs of embedded software are becoming huge and its amount in safety critical systems is increasing. Therefore, the verification of complex systems needs to consider the verification of both hardware and embedded software modules. The most commonly used approaches to verify embedded software are based on co- simulation or on co-debugging, which consume long verification time and additionally have coverage limitations. Formal verification assures complete coverage, but is limited to the size of the module that can be verified. This dissertation extends the conventional verification limitations with methodologies that are based on temporal properties and formal verification. Codice articolo 9783838112077
Quantità: 1 disponibili