Articoli correlati a Efficient Test Data Compression and Fault Analysis...
Efficient Test Data Compression and Fault Analysis in VLSI Circuits: Test Data Compression and Decompression Using Efficient Bitmask and Dictionary Selection Method - Brossura
Sinossi
In higher order SOC (System On Chip) circuit, designs have led to drastic increase in test data volume. Larger test data size demands not only higher memory requirements, but also an increase in testing time. Test data compression addresses this problem by reducing the test data volume without affecting the overall system performance. In this, testable input data (test data) is generated by using Automatic test pattern generation (ATPG) then it is compressed and compressed data stored to memory. To test the particular circuit that time we will decompress the stored memory test data and then decompressed test data given to the Design Under Test (DUT). Finally DUT fault is tested and identified. It proposes a test compression technique using efficient dictionary selection and bitmask method to significantly reduce the testing time and memory requirements. This algorithm giving a best possible test compression of 92% when compared with other compression methods.
Le informazioni nella sezione "Riassunto" possono far riferimento a edizioni diverse di questo titolo.
Risultati della ricerca per Efficient Test Data Compression and Fault Analysis...
Immagini fornite dal venditore
Efficient Test Data Compression and Fault Analysis in VLSI Circuits
Editore:
Scholars' Press Mai 2019, 2019
ISBN 10: 6138834305
ISBN 13: 9786138834304
Nuovo
Taschenbuch
Da: BuchWeltWeit Ludwig Meier e.K., Bergisch Gladbach, Germania
Valutazione del venditore 5 su 5 stelle
Taschenbuch. Condizione: Neu. This item is printed on demand - it takes 3-4 days longer - Neuware -In higher order SOC (System On Chip) circuit, designs have led to drastic increase in test data volume. Larger test data size demands not only higher memory requirements, but also an increase in testing time. Test data compression addresses this problem by reducing the test data volume without affecting the overall system performance. In this, testable input data (test data) is generated by using Automatic test pattern generation (ATPG) then it is compressed and compressed data stored to memory. To test the particular circuit that time we will decompress the stored memory test data and then decompressed test data given to the Design Under Test (DUT). Finally DUT fault is tested and identified. It proposes a test compression technique using efficient dictionary selection and bitmask method to significantly reduce the testing time and memory requirements. This algorithm giving a best possible test compression of 92% when compared with other compression methods. 84 pp. Englisch. Codice articolo 9786138834304
Compra nuovo
EUR 45,90
Spedizione EUR 23,00
Spedito da Germania a U.S.A.
Spedito da Germania a U.S.A.
Quantità: 2 disponibili
Foto dell'editore
Efficient Test Data Compression and Fault Analysis in VLSI Circuits: Test Data Compression and Decompression Using Efficient Bitmask and Dictionary Selection Method
Da: Books Puddle, Woodside, NY, U.S.A.
Valutazione del venditore 4 su 5 stelle
Condizione: New. Codice articolo 26390074084
Compra nuovo
EUR 75,72
Spedizione EUR 3,57
Spedito in U.S.A.
Spedito in U.S.A.
Quantità: 4 disponibili
Foto dell'editore
Efficient Test Data Compression and Fault Analysis in VLSI Circuits: Test Data Compression and Decompression Using Efficient Bitmask and Dictionary Selection Method
Print on DemandDa: Majestic Books, Hounslow, Regno Unito
Valutazione del venditore 4 su 5 stelle
Condizione: New. Print on Demand. Codice articolo 389525819
Compra nuovo
EUR 76,60
Spedizione EUR 7,76
Spedito da Regno Unito a U.S.A.
Spedito da Regno Unito a U.S.A.
Quantità: 4 disponibili
Immagini fornite dal venditore
Efficient Test Data Compression and Fault Analysis in VLSI Circuits : Test Data Compression and Decompression Using Efficient Bitmask and Dictionary Selection Method
Print on DemandDa: AHA-BUCH GmbH, Einbeck, Germania
Valutazione del venditore 5 su 5 stelle
Taschenbuch. Condizione: Neu. nach der Bestellung gedruckt Neuware - Printed after ordering - In higher order SOC (System On Chip) circuit, designs have led to drastic increase in test data volume. Larger test data size demands not only higher memory requirements, but also an increase in testing time. Test data compression addresses this problem by reducing the test data volume without affecting the overall system performance. In this, testable input data (test data) is generated by using Automatic test pattern generation (ATPG) then it is compressed and compressed data stored to memory. To test the particular circuit that time we will decompress the stored memory test data and then decompressed test data given to the Design Under Test (DUT). Finally DUT fault is tested and identified. It proposes a test compression technique using efficient dictionary selection and bitmask method to significantly reduce the testing time and memory requirements. This algorithm giving a best possible test compression of 92% when compared with other compression methods. Codice articolo 9786138834304
Compra nuovo
EUR 51,62
Spedizione EUR 35,00
Spedito da Germania a U.S.A.
Spedito da Germania a U.S.A.
Quantità: 1 disponibili
Foto dell'editore
Efficient Test Data Compression and Fault Analysis in VLSI Circuits: Test Data Compression and Decompression Using Efficient Bitmask and Dictionary Selection Method
Print on DemandDa: Biblios, Frankfurt am main, HESSE, Germania
Valutazione del venditore 4 su 5 stelle
Condizione: New. PRINT ON DEMAND. Codice articolo 18390074094
Compra nuovo
EUR 76,98
Spedizione EUR 9,95
Spedito da Germania a U.S.A.
Spedito da Germania a U.S.A.
Quantità: 4 disponibili
Immagini fornite dal venditore
Efficient Test Data Compression and Fault Analysis in VLSI Circuits
Print on DemandDa: moluna, Greven, Germania
Valutazione del venditore 5 su 5 stelle
Condizione: New. Dieser Artikel ist ein Print on Demand Artikel und wird nach Ihrer Bestellung fuer Sie gedruckt. Autor/Autorin: Subramaniam SivaganesanSivaganesan S Received B.E in Electronics and Communication Engineering from VSB Engineering College, Karur and M.E in VLSI Design from Karpagam College of Engineering, Coimbatore, Presently Working as Assistan. Codice articolo 298499690
Compra nuovo
EUR 38,74
Spedizione EUR 48,99
Spedito da Germania a U.S.A.
Spedito da Germania a U.S.A.
Quantità: Più di 20 disponibili
Immagini fornite dal venditore
Efficient Test Data Compression and Fault Analysis in VLSI Circuits
Editore:
Scholars' Press Mai 2019, 2019
ISBN 10: 6138834305
ISBN 13: 9786138834304
Nuovo
Taschenbuch
Da: buchversandmimpf2000, Emtmannsberg, BAYE, Germania
Valutazione del venditore 5 su 5 stelle
Taschenbuch. Condizione: Neu. This item is printed on demand - Print on Demand Titel. Neuware -In higher order SOC (System On Chip) circuit, designs have led to drastic increase in test data volume. Larger test data size demands not only higher memory requirements, but also an increase in testing time. Test data compression addresses this problem by reducing the test data volume without affecting the overall system performance. In this, testable input data (test data) is generated by using Automatic test pattern generation (ATPG) then it is compressed and compressed data stored to memory. To test the particular circuit that time we will decompress the stored memory test data and then decompressed test data given to the Design Under Test (DUT). Finally DUT fault is tested and identified. It proposes a test compression technique using efficient dictionary selection and bitmask method to significantly reduce the testing time and memory requirements. This algorithm giving a best possible test compression of 92% when compared with other compression methods.VDM Verlag, Dudweiler Landstraße 99, 66123 Saarbrücken 84 pp. Englisch. Codice articolo 9786138834304
Compra nuovo
EUR 45,90
Spedizione EUR 60,00
Spedito da Germania a U.S.A.
Spedito da Germania a U.S.A.
Quantità: 1 disponibili
Immagini fornite dal venditore
Efficient Test Data Compression and Fault Analysis in VLSI Circuits | Test Data Compression and Decompression Using Efficient Bitmask and Dictionary Selection Method
Da: preigu, Osnabrück, Germania
Valutazione del venditore 5 su 5 stelle
Taschenbuch. Condizione: Neu. Efficient Test Data Compression and Fault Analysis in VLSI Circuits | Test Data Compression and Decompression Using Efficient Bitmask and Dictionary Selection Method | Sivaganesan Subramaniam | Taschenbuch | 84 S. | Englisch | 2019 | Scholars' Press | EAN 9786138834304 | Verantwortliche Person für die EU: preigu GmbH & Co. KG, Lengericher Landstr. 19, 49078 Osnabrück, mail[at]preigu[dot]de | Anbieter: preigu. Codice articolo 116832758
Compra nuovo
EUR 41,00
Spedizione EUR 70,00
Spedito da Germania a U.S.A.
Spedito da Germania a U.S.A.
Quantità: 5 disponibili
Foto dell'editore
Efficient Test Data Compression and Fault Analysis in VLSI Circuits: Test Data Compression and Decompression Using Efficient Bitmask and Dictionary Selection Method
Da: Mispah books, Redhill, SURRE, Regno Unito
Valutazione del venditore 4 su 5 stelle
paperback. Condizione: New. NEW. SHIPS FROM MULTIPLE LOCATIONS. book. Codice articolo ERICA82961388343056
Compra nuovo
EUR 157,45
Spedizione EUR 29,86
Spedito da Regno Unito a U.S.A.
Spedito da Regno Unito a U.S.A.
Quantità: 1 disponibili