EUR 12,95 per la spedizione da Cina a Italia
Destinazione, tempi e costiDa: liu xing, Nanjing, JS, Cina
paperback. Condizione: New. Pub Date: 2014-08-01 Pages: 284 Language: Chinese Publisher: Electronic Industry Press book systematically explains the field of communication networks inside Xilinx FPGA IP hard core. To the popular Xilinx Virtex-6 models chip. for example. in the field of communication covering Xilinx FPGA IP core mainstream explain Xilinx FPGA clock resources and DCM. PLL and MMCM clock management features and use; introduce Block RAM resources generated based ROM. RAM. FIFO and CAM use nuclear processes. . Codice articolo BZ035557
Quantità: 5 disponibili