Designing with Xilinx® FPGAs

Sanjay Churiwala

ISBN 10: 331982581X / ISBN 13: 9783319825816

Editore: Springer Nature B.V., 2018

Riguardo questo articolo

Idioma/Language: Inglés. This book helps readers to implement their designs on Xilinx® FPGAs. The authors demonstrate how to get the greatest impact from using the Vivado® Design Suite, which delivers a SoC-strength, IP-centric and system-centric, next generation development environment that has been built from the ground up to address the productivity bottlenecks in system-level integration and implementation. This book is a hands-on guide for both users who are new to FPGA designs, as well as those currently using the legacy Xilinx tool set (ISE) but are now moving to Vivado. Throughout the presentation, the authors focus on key concepts, major mechanisms for design entry, and methods to realize the most efficient implementation of the target design, with the least number of iterations. *** Nota: Los envíos a España peninsular, Baleares y Canarias se realizan a través de mensajería urgente. No aceptamos pedidos con destino a Ceuta y Melilla. Codice articolo 17420426

Dati bibliografici

Titolo: Designing with Xilinx® FPGAs

Casa editrice: Springer Nature B.V.

Data di pubblicazione: 2018

Legatura: Brossura

Condizione: New

Descrizione articolo

Riassunto:

This book helps readers to implement their designs on Xilinx® FPGAs. The authors demonstrate how to get the greatest impact from using the Vivado® Design Suite, which delivers a SoC-strength, IP-centric and system-centric, next generation development environment that has been built from the ground up to address the productivity bottlenecks in system-level integration and implementation. This book is a hands-on guide for both users who are new to FPGA designs, as well as those currently using the legacy Xilinx tool set (ISE) but are now moving to Vivado. Throughout the presentation, the authors focus on key concepts, major mechanisms for design entry, and methods to realize the most efficient implementation of the target design, with the least number of iterations.

Informazioni sull?autore:

Sanjay Churiwala is Senior Director of Engineering for Xilinx India Technology Services. He has extensive experience in the field of EDA and semiconductors R&D, as well as customer-interaction. He specializes in Clock Domain Crossings and Synchronization, STA, Power, Synthesis, Simulation, Rule based static checkers, Cell Characterization and Modeling.