Digital Logic Design Using Verilog: Coding and RTL Synthesis

Vaibbhav Taraate

ISBN 10: 9811632014 / ISBN 13: 9789811632013

Editore: Springer 2022-11-02, 2022

Riguardo questo articolo

Brand new book, sourced directly from publisher. Dispatch time is 6-7 days from our warehouse. Book will be sent in robust, secure packaging to ensure it reaches you securely.

Codice articolo 6666-IUK-9789811632013

Dati bibliografici

• Titolo: Digital Logic Design Using Verilog: Coding and RTL Synthesis
• Editore: Springer 2022-11-02
• Data di pubblicazione: 2022
• Lingua: Inglese
• ISBN 10: 9811632014
• ISBN 13: 9789811632013
• Rilegatura: Paperback
• Edizione: seconda edizione
• Condizione: New

Descrizione articolo

Riassunto

This second edition focuses on the thought process of digital design and implementation in the context of VLSI and system design. It covers the Verilog 2001 and Verilog 2005 RTL design styles, constructs and the optimization at the RTL and synthesis level. The book also covers the logic synthesis, low power, multiple clock domain design concepts and design performance improvement techniques. The book includes 250 design examples/illustrations and 100 exercise questions. This volume can be used as a core or supplementary text in undergraduate courses on logic design and as a text for professional and vocational coursework. In addition, it will be a hands-on professional reference and a self-study aid for hobbyists. 

Informazioni sull'autore

Vaibbhav Taraate is an entrepreneur and mentor at “1 Rupee S T”. He holds B.E. (Electronics) degree from Shivaji University, Kolhapur (1995) and received a Gold Medal for standing first in all engineering branches. He completed his M.Tech. (Aerospace Control and Guidance) at the Indian Institute of Technology (IIT) Bombay, India, in 1999. He has over 18 years of experience in semi-custom ASIC and FPGA design, primarily using HDL languages such as Verilog, VHDL and SystemVerilog. He has worked with multinational corporations as a consultant, senior design engineer, and technical manager. His areas of expertise include RTL design using VHDL, RTL design using Verilog, complex FPGA-based design, low power design, synthesis and optimization, static timing analysis, system design using microprocessors, high-speed VLSI designs, and architecture design of complex SOCs.