FPGA Based Image Compression : Concepts, Developments and Implementation

Shabiul Islam

ISBN 10: 3838370503 / ISBN 13: 9783838370507

Editore: LAP LAMBERT Academic Publishing, 2010

Riguardo questo articolo

nach der Bestellung gedruckt Neuware - Printed after ordering - The book is pivoted to the usage of the 2-D Discrete Cosine Transform (DCT) technique for image compression, wherein the readers will come across the development of a new and faster 2-D DCT algorithm, and its hardware implementation. It describes the evolution of VHDL codes by implementing DSP Design Architect tools from Mentor Graphics in respect of hardware chip realization. However, efforts are also made simultaneously towards the development of the relevant algorithm in MATLAB platform in order to verify the functionality of the developed VHDL codes. The synthesis of VHDL codes using Quartus Integrated Synthesis (QIS) tools was performed by implementing Altera s library (90-nm) to make the synthesized design downloaded to a Field Programmable Gate Array (FPGA) board. The synthesis software was also used to optimize the performance of the design related features such as chip area, delay, clock frequency and power dissipation. The book presents the development of fast processor in a lucid fashion so that the readers would grasp the theme presented, and be motivated to actually realize the developed processor as well as implement the ideas in their own designs.

Codice articolo 9783838370507

Dati bibliografici

• Titolo: FPGA Based Image Compression : Concepts, Developments and Implementation
• Editore: LAP LAMBERT Academic Publishing
• Data di pubblicazione: 2010
• Lingua: Inglese
• ISBN 10: 3838370503
• ISBN 13: 9783838370507
• Rilegatura: Taschenbuch
• Condizione: Neu
• Dimensioni: 220 L x 150 A x 10 P (millimetri) 220 millimetri di larghezza per 150 millimetri di altezza per 10 millimetri di profondità
• Peso: 244 grammi

Descrizione articolo

Riassunto

The book is pivoted to the usage of the 2-D Discrete Cosine Transform (DCT) technique for image compression, wherein the readers will come across the development of a new and faster 2-D DCT algorithm, and its hardware implementation. It describes the evolution of VHDL codes by implementing DSP Design Architect tools from Mentor Graphics in respect of hardware chip realization. However, efforts are also made simultaneously towards the development of the relevant algorithm in MATLAB platform in order to verify the functionality of the developed VHDL codes. The synthesis of VHDL codes using Quartus Integrated Synthesis (QIS) tools was performed by implementing Altera's library (90-nm) to make the synthesized design downloaded to a Field Programmable Gate Array (FPGA) board. The synthesis software was also used to optimize the performance of the design related features such as chip area, delay, clock frequency and power dissipation. The book presents the development of fast processor in a lucid fashion so that the readers would grasp the theme presented, and be motivated to actually realize the developed processor as well as implement the ideas in their own designs.

L'autore

Md. Shabiul Islam received Ph.D. degree from the Faculty of Engineering, Multimedia University, Cyberjaya (Malaysia). He is currently a Research Fellow at the Institute of Microengineering and Nanoelectronics (IMEN), Universiti Kebangsaan Malaysia. His research interests are mainly in the field of VLSI design and microprocessor based system design.