Field-Programmable Logic: Architectures, Synthesis and Applications

Hartenstein, Reiner W.|Servit, Michal Z.

ISBN 10: 3540584196 / ISBN 13: 9783540584193

Editore: Springer Berlin Heidelberg, 1994

Riguardo questo articolo

Dieser Artikel ist ein Print on Demand Artikel und wird nach Ihrer Bestellung fuer Sie gedruckt. This volume contains the proceedings of the 4th International Workshop on Field-Programmable Logic and Applications (FPL 94), held in Prague, Czech Republic in September 1994. The growing importance of field-programmable devices is substantiated by the rem.

Codice articolo 4894705

Dati bibliografici

• Titolo: Field-Programmable Logic: Architectures, Synthesis and Applications
• Editore: Springer Berlin Heidelberg
• Data di pubblicazione: 1994
• Lingua: Inglese
• ISBN 10: 3540584196
• ISBN 13: 9783540584193
• Rilegatura: Kartoniert / Broschiert
• Condizione: New
• Cataloghi dei venditori:
  • Mathematik/Naturwissenschaften/Technik/Medizin

Descrizione articolo

Riassunto

This volume contains the proceedings of the 4th International Workshop on Field-Programmable Logic and Applications (FPL '94), held in Prague, Czech Republic in September 1994. The growing importance of field-programmable devices is substantiated by the remarkably high number of 116 submissions for FPL '94; from them, the revised versions of 40 full papers and 24 high-quality poster presentations were accepted for inclusion in this volume. Among the topics treated are: testing, layout, synthesis tools, compilation research and CAD, trade-offs and experience, innovations and smart applications, FPGA-based computer architectures, high-level design, prototyping and ASIC emulators, commercial devices, new tools, CCMs and HW/SW co-design, modelers, educational experience, and novel architectures.

Contenuti

Fault modeling and test generation for FPGAs.- A test methodology applied to Cellular logic Programmable Gate Arrays.- Integrated layout synthesis for FPGA's.- Influence of logic block layout architecture on FPGA performance.- A global routing heuristic for FPGAs based on mean field annealing.- Power dissipation driven FPGA place and route under delay constraints.- FPGA technology mapping for power minimization.- Specification and synthesis of complex arithmetic operators for FPGAs.- A speed-up technique for synchronous circuits realized as LUT-based FPGAs.- An efficient technique for mapping RTL structures onto FPGAs.- A testbench design method suitable for FPGA-based prototyping of reactive systems.- Using consensusless covers for fast operating on Boolean functions.- Formal verification of timing rules in design specifications.- Optimized synthesis of self-testable finite state machines (FSM) using BIST-PST structures in Altera structures.- A high-speed rotation processor.- The MD5 message-digest algorithm in the XILINX FPGA.- A reprogrammable processor for fractal image compression.- Implementing GCD systolic Arrays on FPGA.- Formal CAD techniques for safety-critical FPGA design and deployment in embedded subsystems.- Direct sequence spread spectrum digital Radio DSP prototyping using xilinx FPGAs.- FPGA based reconfigurable architecture for a compact vision system.- A new FPGA architecture for word-oriented datapaths.- Image processing on a custom computing platform.- A superscalar and reconfigurable processor.- A fast FPGA implementation of a general purpose neuron.- Data-procedural languages for FPL-based machines.- Implementing on line arithmetic on PAM.- Software environment for WASMII: A data driven machine with a virtual hardware.- Constraint-based hierarchical placement of parallel programs.- ZAREPTA: A zero lead-time, all reconfigurable system for emulation, prototyping and testing of ASICs.- Simulating static and dynamic faults in BIST structures with a FPGA based emulator.- FPGA based prototyping for verification and evaluation in hardware-software cosynthesis.- FPGA based low cost Generic Reusable Module for the rapid prototyping of subsystems.- FPGA development tools: Keeping pace with design complexity.- Meaningful benchmarks for logic optimization of table-lookup FPGAs.- Educational use of Field Programmable Gate Arrays.- Hardwire: A risk-free FPGA-to-ASIC migration path.- Reconfigurable hardware from programmable logic devices.- On some limits of XILINX based control logic implementations.- Experiences of using XBLOX for implementing a digital filter algorithm.- Continuous interconnect provides solution to density/performance trade-off in programmable logic.- A high density complex PLD family optimized for flexibility, predictability and 100% routability.- Design experience with fine-grained FPGAs.- FPGA routing structures from real circuits.- A tool-set for simulating altera-PLDs using VHDL.- A CAD tool for the development of an Extra-Fast Fuzzy Logic Controller based on FPGAs and memory modules.- Performance characteristics of the Monte-Carlo clustering processor (MCCP) - a field programmable logic based custom computing machine.- A Design Environment with Emulation of Prototypes for hardware/software systems using XILINX FPGA.- DSP development with full-speed prototyping based on HW/SW codesign techniques.- The architecture of a general-purpose processor cell.- The design of a stack-based microprocessor.- Implementation and performance evaluation of an image pre-processing chain on FPGA.- Signature testability of PLA.- A FPL prototyping package with a C++ interface for the PC bus.- Design of safety systems using Field Programmable Gate Arrays.- A job dispatcher-collector made of FPGA's for a centralized Voice Server.- An optoelectronic 3-D Field Programmable Gate Array.- On channel architecture and routability for FPGA's under faulty conditions.- High-performance datapath implementation on Field-Programmable Multi-Chip Module (FPMCM).- A laboratory for a digital design course using FPGAs.- Coordinate Rotation DIgital Computer (CORDIC) synthesis for FPGA.- MARC: A Macintosh NUBUS-expansion board based reconfigurable test system for validating communication systems.- Artificial neural network implementation on a fine-grained FPGA.