High-Speed CMOS Circuits for Optical Receivers

Savoj, Jafar, Razavi, Behzad

ISBN 10: 079237388X / ISBN 13: 9780792373889

Editore: Springer, 2001

Riguardo questo articolo

2001. Hardcover. . . . . .

Codice articolo V9780792373889

Dati bibliografici

• Titolo: High-Speed CMOS Circuits for Optical Receivers
• Editore: Springer
• Data di pubblicazione: 2001
• Lingua: Inglese
• ISBN 10: 079237388X
• ISBN 13: 9780792373889
• Rilegatura: Rilegato
• Condizione: New

Descrizione articolo

Riassunto

With the exponential growth of the number of Internet nodes, the volume of the data transported on the backbone has increased with the same trend. The load of the global Internet backbone will soon increase to tens of terabits per second. This indicates that the backbone bandwidth requirements will increase by a factor of 50 to 100 every seven years. Transportation of such high volumes of data requires suitable media with low loss and high bandwidth. Among the available transmission media, optical fibers achieve the best performance in terms of loss and bandwidth. High-speed data can be transported over hundreds of kilometers of single-mode fiber without significant loss in signal integrity. These fibers progressively benefit from reduction of cost and improvement of perf- mance. Meanwhile, the electronic interfaces used in an optical network are not capable of exploiting the ultimate bandwidth of the fiber, limiting the throughput of the network. Different solutions at both the system and the circuit levels have been proposed to increase the data rate of the backbone. System-level solutions are based on the utilization of wave-division multiplexing (WDM), using different colors of light to transmit s- eral sequences simultaneously. In parallel with that, a great deal of effort has been put into increasing the operating rate of the electronic transceivers using highly-developed fabrication processes and novel c- cuit techniques.

Contenuti

List of Figures. List of Tables. Preface. 1. Introduction. 2. TIAs and Limiters. 3. Clock and Data Recovery Architectures. 4. A CMOS Interface for Detection of 1.2-GB/S RZ Data. 5. A 10-GB/S Linear Half-Rate CMOS CDR Circuit. 6. A 10-GB/S CMOS CDR Circuit with Wide Capture Range. 7. Conclusion. References. Index.