Introductory VHDL: From Simulation to Synthesis

Yalamanchili, Sudhakar

ISBN 10: 0130809829 / ISBN 13: 9780130809827

Editore: Pearson, 2000

Riguardo questo articolo

Connecting readers with great books since 1972! Used textbooks may not include companion materials such as access codes, etc. May have some wear or writing/highlighting. We ship orders daily and Customer Service is our top priority!

Codice articolo S_430301555

Dati bibliografici

• Titolo: Introductory VHDL: From Simulation to Synthesis
• Editore: Pearson
• Data di pubblicazione: 2000
• Lingua: Inglese
• ISBN 10: 0130809829
• ISBN 13: 9780130809827
• Rilegatura: paperback
• Condizione: Good

Descrizione articolo

Riassunto

For courses in Hardware Description Languages, Digital Design Laboratory, Digital Design, and Advanced Digital Design.

This text focuses on presenting the basic features of the VHDL language in the context of its use for both simulation and synthesis. Basic language concepts are motivated by familiarity with digital logic circuits with simulation and synthesis presented as complementary design processes. Field programmable gate arrays are used as the medium for synthesis laboratory exercises, and tutorials are provided for the use of the new integrated design environments from Xilinx―which is available with the text.

Dalla quarta di copertina

The book has been written to introduce students and practitioners alike to two important topics:

• Basic VHDL language concepts
• A framework for thinking and reasoning about the structure and operation of VHDL programs when modeling for simulation and synthesis.

The road to useful models is paved by language features motivated by the need to describe behavioral and physical properties of digital circuits such as events, propagation delays, and concurrency. In this book, each major language construct is studied from two points of view:

• For the purpose of the simulation of physical or behavioral attributes of a digital system
• For the purpose of synthesis of the digital hardware

Each language feature presented in the book is accompanied by a complete example. Simulation and synthesis exercises address one or more associated VHDL modeling concepts. Further, the book is packaged with the Xilinx Student Edition Foundation Series Software, producing a powerful and self-contained learning environment. The result of reading this book is a fast paced ascension through the language to productive applications for solving realistic problems.

Practicing engineers will find the text and tool application self-paced. Instructors will find that the style of the book enables it to be used as a companion to courses in digital logic, computer architecture, or a HDL course. The Xilinx Student Edition tool sets enable students to quickly develop intuition about VHDL models. All readers will progress rapidly from reading to creating functioning models.

By focusing on the most commonly used core constructs and providing tutorials with the accompanying Xilinx Student Edition tools, Introductory VHDL: From Simulation To Synthesis is a must for those wishing to rapidly add VHDL to their skill sets.