Logic Synthesis for Field-Programmable Gate Arrays (The Springer International Series in Engineering and Computer Science (324))

Murgai, Rajeev, Brayton, Robert K., Sangiovanni-Vincentelli,

ISBN 10: 0792395964 / ISBN 13: 9780792395966

Editore: Springer, 1995

Riguardo questo articolo

Like New.

Codice articolo ERICA77307923959646

Dati bibliografici

• Titolo: Logic Synthesis for Field-Programmable Gate Arrays (The Springer International Series in Engineering and Computer Science (324))
• Editore: Springer
• Data di pubblicazione: 1995
• Lingua: Inglese
• ISBN 10: 0792395964
• ISBN 13: 9780792395966
• Rilegatura: Hardcover
• Condizione: Like New
• Tipo di libro: book

Descrizione articolo

Riassunto

Short turnaround has become critical in the design of electronic systems. Software-programmable components such as microprocessors and digital signal processors have been used extensively in such systems since they allow rapid design revisions. However, the inherent performance limitations of software-programmable systems mean that they are inadequate for high-performance designs. Designers thus turned to gate arrays as a solution. User-programmable gate arrays (field-programmable gate arrays, FPGAs) have recently emerged and are changing the way electronic systems are designed and implemented. The growing complexity of the logic circuits that can be packed onto an FPGA chip means that it has become important to have automatic synthesis tools that implement logic functions on these architectures. This text describes logic synthesis for both look-up table (LUT) and multiplexor-based architectures, with a balanced presentation of existing techniques together with algorithms and the system developed by the authors. It should be a useful reference for VLSI designers, developers of computer-aided design tools, and anyone involved in or with FPGAs.

Contenuti

Preface. Part I: Introduction. 1. Introduction. 2. Background. Part II: Look-up table (LUT) architectures. 3. Mapping computational logic. 4. Logic optimization. 5. Complexity issues. 6. Mapping sequential logic. 7. Performance directed synthesis. Part III: Multiplexor-based architectures. 8. Mapping combinational logic. Part IV: Conclusions. 10. Conclusions. References. Index.