The Microarchitecture of Pipelined and Superscalar Computers

Amos R. Omondi

ISBN 10: 1441950818 / ISBN 13: 9781441950819

Editore: Springer US, 2010

Riguardo questo articolo

Druck auf Anfrage Neuware - Printed after ordering - This book is intended to serve as a textbook for a second course in the im plementation (Le. microarchitecture) of computer architectures. The subject matter covered is the collection of techniques that are used to achieve the highest performance in single-processor machines; these techniques center the exploitation of low-level parallelism (temporal and spatial) in the processing of machine instructions. The target audience consists students in the final year of an undergraduate program or in the first year of a postgraduate program in computer science, computer engineering, or electrical engineering; professional computer designers will also also find the book useful as an introduction to the topics covered. Typically, the author has used the material presented here as the basis of a full-semester undergraduate course or a half-semester post graduate course, with the other half of the latter devoted to multiple-processor machines. The background assumed of the reader is a good first course in computer architecture and implementation - to the level in, say, Computer Organization and Design, by D. Patterson and H. Hennessy - and familiarity with digital-logic design. The book consists of eight chapters: The first chapter is an introduction to all of the main ideas that the following chapters cover in detail: the topics covered are the main forms of pipelining used in high-performance uniprocessors, a taxonomy of the space of pipelined processors, and performance issues. It is also intended that this chapter should be readable as a brief 'stand-alone' survey.

Codice articolo 9781441950819

Dati bibliografici

• Titolo: The Microarchitecture of Pipelined and Superscalar Computers
• Editore: Springer US
• Data di pubblicazione: 2010
• Lingua: Inglese
• ISBN 10: 1441950818
• ISBN 13: 9781441950819
• Rilegatura: Taschenbuch
• Condizione: Neu
• Dimensioni: 235 L x 155 A x 16 P (millimetri) 235 millimetri di larghezza per 155 millimetri di altezza per 16 millimetri di profondità
• Peso: 429 grammi

Descrizione articolo

Riassunto

This book is intended to serve as a textbook for a second course in the im­ plementation (Le. microarchitecture) of computer architectures. The subject matter covered is the collection of techniques that are used to achieve the highest performance in single-processor machines; these techniques center the exploitation of low-level parallelism (temporal and spatial) in the processing of machine instructions. The target audience consists students in the final year of an undergraduate program or in the first year of a postgraduate program in computer science, computer engineering, or electrical engineering; professional computer designers will also also find the book useful as an introduction to the topics covered. Typically, the author has used the material presented here as the basis of a full-semester undergraduate course or a half-semester post­ graduate course, with the other half of the latter devoted to multiple-processor machines. The background assumed of the reader is a good first course in computer architecture and implementation - to the level in, say, Computer Organization and Design, by D. Patterson and H. Hennessy - and familiarity with digital-logic design. The book consists of eight chapters: The first chapter is an introduction to all of the main ideas that the following chapters cover in detail: the topics covered are the main forms of pipelining used in high-performance uniprocessors, a taxonomy of the space of pipelined processors, and performance issues. It is also intended that this chapter should be readable as a brief "stand-alone" survey.

Contenuti

Preface. Acknowledgments. 1. Fundamentals of Pipelining. 2. Timing and Control of Pipelines. 3. High-Performance Memory Systems. 4. Control Flow: Branching and Control Hazards. 5. Data Flow: Detecting and Resolving Data Hazards. 6. Vector Pipelines. 7. Interrupts and Branch Mispredictions. Bibliography. Index.