Quick-Turnaround ASIC Design in VHDL: Core-Based Behavioral Synthesis (The Springer International Series in Engineering and Computer Science, 367)

Bouden-Romdhane, N.

ISBN 10: 0792397444 / ISBN 13: 9780792397441

Editore: Kluwer Academic, 1996

Riguardo questo articolo

This is an ex-library book and may have the usual library/used-book markings inside.This book has hardback covers. In good all round condition. No dust jacket. Please note the Image in this listing is a stock photo and may not match the covers of the actual item,600grams, ISBN:9780792397441.

Codice articolo 5834216

Dati bibliografici

• Titolo: Quick-Turnaround ASIC Design in VHDL: Core-Based Behavioral Synthesis (The Springer International Series in Engineering and Computer Science, 367)
• Editore: Kluwer Academic
• Data di pubblicazione: 1996
• Lingua: Inglese
• ISBN 10: 0792397444
• ISBN 13: 9780792397441
• Rilegatura: Rilegato
• Condizione: Good
• Peso: 600 grammi
• Cataloghi dei venditori:
  • Engineering

Descrizione articolo

Riassunto

In order to organize the design process, there have been two major approaches. The top-down approach starts with an abstract, concise, functional description which can be quickly generated. On the other hand, the bottom-up approach starts from a detailed low-level design where performance can be directly assessed, but where the requisite design and interface detail take a long time to generate. In this book, the authors show a way to effectively resolve this tension by retaining the high-level conciseness of VHDL while parameterizing it to get good fit to specific applications through reuse of core library components. Since they build on a pre-designed set of core elements, accurate area, speed and power estimates can be percolated to high- level design routines which explore the design space. Results are impressive, and the cost model provided should prove to be very useful. The methodology provided makes use of extant design tools, and is realistic in terms of the industrial design process. The approach is interesting in its own right, but is also of direct utility, and it will give the existing DSP CAD tools a highly competitive alternative. The techniques described have been developed within ARPAs RASSP (Rapid Prototyping of Application Specific Signal Processors) project, and should be of great interest there, as well as to many industrial designers.

Contenuti

1 Introduction.- 1.1 Problem Description.- 1.2 Design Maturity Layers.- 1.3 Proposed Approach.- 1.4 Market Trends.- 1.5 Organization of the Monograph.- 2 Background.- 2.1 The Role of ASICs.- 2.2 ASIC and ASSP design approaches.- 2.3 Classification of approaches.- 2.4 Model for Design Costs.- 2.5 Conclusion.- 3 VHDL-Based Design.- 3.1 VHDL Motivation.- 3.2 Parameterized Design with VHDL.- 3.3 Systematic DwR.- 4 Design for Reuse.- 4.1 Introduction.- 4.2 Core Design View.- 4.3 System Design View.- 4.4 Simulation Design View.- 4.5 Cost Model.- 5 Design with Reuse.- 5.1 Filter Synthesis.- 5.2 FFT Synthesis.- 6 Board Integration.- 6.1 Introduction.- 6.2 Current Design Practice.- 6.3 Virtual Prototyping.- 6.4 Board-Level Modeling.- 6.5 A Case Study.- 6.6 Conclusion.- 7 Conclusions.- 7.1 Highlights.- 7.2 Future Work.- A DwR Software.- A.1 An ADL-FIR Design.- References.