Reuse Methodology Manual for System-On-A-Chip Designs

Keating, Michael, Bricaud, Pierre

ISBN 10: 0792381750 / ISBN 13: 9780792381754

Editore: Springer, 1998

Riguardo questo articolo

Like New. Codice articolo ERICA80007923817506

Dati bibliografici

Titolo: Reuse Methodology Manual for ...

Casa editrice: Springer

Data di pubblicazione: 1998

Legatura: Hardcover

Condizione: Like New

Tipologia articolo: book

Descrizione articolo

Riassunto:

Silicon technology now allows us to build chips consisting of many millions of transistors. This technology promises new levels of system integration onto a single chip, but also presents significant challenges to the chip designer. As a result, many ASIC developers and silicon vendors are re-examining their design methodologies, searching for ways to make effective use of the huge numbers of gates now available. These designers see modern design tools and methodologies as inadequate for developing million-gate ASICs from scratch. There is considerable pressure to keep design team size and design schedules constant while design complexities grow. Tools are not providing the productivity gains required to keep pace with the increasing gate counts available from deep submicron technology. Design reuse - the use of pre-designed and pre-verified cores - is the most promising opportunity to bridge the gap between available gate-count and designer productivity. This text outlines an effective methodology for creating reusable designs for use in a System-on-a-Chip (SoC) design methodology. Silicon and tool technologies move so quickly that no single methodology can provide a permanent solution to this highly dynamic problem. Instead, this manual is an attempt to capture and incrementally improve on current best practices in the industry, and to give a coherent, integrated view of the design process.

Product Description:

Book by Keating Michael Bricaud Pierre