Routing in the Third Dimension : From VLSI Chips to MCMs

Sherwani, Naveed A.; Bhingarde, Siddharth; Panyam, Anand

ISBN 10: 0780310896 / ISBN 13: 9780780310896

Editore: Institute of Electrical and Electronics Engineers, New York, 1995

Riguardo questo articolo

Name from previous owner on FEP. No dust jacket. Binding is very well preserved, pages are clean and crisp, and printing is tight, clean and bright throughout. MB.

Codice articolo 248216

Dati bibliografici

• Titolo: Routing in the Third Dimension : From VLSI Chips to MCMs
• Editore: Institute of Electrical and Electronics Engineers, New York
• Data di pubblicazione: 1995
• Lingua: Inglese
• ISBN 10: 0780310896
• ISBN 13: 9780780310896
• Rilegatura: hardcover
• Condizione: Very Good
• Condizione della sovraccoperta: No Dust Jacket
• Tipo di libro: Used
• Cataloghi dei venditori:
  • Science - Electronics

Descrizione articolo

Riassunto

This key text addresses the complex computer chips of tomorrow which will consist of several layers of metal interconnect, making the interconnect within a chip or a multichip module a three dimensional problem. You'll find an insightful approach to the algorithmic, cell design issues in chip and MCM routing with an emphasis on techniques for eliminating routing area.

Dalla quarta di copertina

Electrical Engineering/Circuits and Electron Devices Routing in the Third Dimension From VLSI to MCMs Naveed Sherwani, Siddharth Bhingarde, and Anand Panyam A volume in the IEEE Press Series on Microelectronic Systems Stuart K. Tewksbury, Series Editor The complex computer chips of tomorrow will consist of not just one or two but several layers of metal interconnect. This makes the interconnect within a chip or a multichip module a three-dimensional problem. This book addresses the algorithmic and cell design issues in chip and MCM routing, with an emphasis on techniques for eliminating routing area. Key features include:

• a wealth of algorithms
• over-the-cell (OTC) routing
• multi-layer VLSI/thin film MCM routing
• MCM routing
• how to reduce chip size
• coverage of fabrication-specific issues.

This book will be of interest to CAD engineers, fabrication engineers, layout engineers, or anyone involved in integrated circuit design. It is also appropriate for use as an advanced-level text on the subject. Books of Related Interest from IEEE Press Microelectronic System Interconnections: Performance and Modeling Edited by Stuart Tewksbury 1994 Hardcover 528 pp IEEE Order No.:PC3004 ISBN 0-7803-0405-5 BiCMOS Integrated Circuit Design with Analog, Digital, and Smart Power Applications Edited by M.I. Elmasry 1994 Hardcover 528 pp IEEE Order No.:PC3467 ISBN 0-7803-0430-6 Codesign: Computer-Aided Hardware/Software Engineering Edited by Jerzy Rozenblit and Klaus Buchenreider 1995 Hardcover 464 pp IEEE Order No.:PC4028 ISBN 0-7803-1049-7