Source Level Debugging of Verilog Designs | Automated Source Level Debugging of HDL Designs

Naveed Riaz

ISBN 10: 3639262875 / ISBN 13: 9783639262872

Editore: VDM Verlag Dr. Müller, 2010

Riguardo questo articolo

Source Level Debugging of Verilog Designs | Automated Source Level Debugging of HDL Designs | Naveed Riaz | Taschenbuch | Deutsch | VDM Verlag Dr. Müller | EAN 9783639262872 | Verantwortliche Person für die EU: VDM Verlag Dr. Müller, Brivibas Gatve 197, 1039 RIGA, LETTLAND, customerservice[at]vdm-vsg[dot]de | Anbieter: preigu.

Codice articolo 101069846

Dati bibliografici

• Titolo: Source Level Debugging of Verilog Designs | Automated Source Level Debugging of HDL Designs
• Editore: VDM Verlag Dr. Müller
• Data di pubblicazione: 2010
• Lingua: Tedesco
• ISBN 10: 3639262875
• ISBN 13: 9783639262872
• Rilegatura: Taschenbuch
• Condizione: Neu

Descrizione articolo

Riassunto

Debugging is a very crucial part of hardware design cycle. Once a design is completed, all the possible faults need to be located and corrected. Although the complexity of hardware design is ever increasing, debugging is still mostly performed manually. Today, debugging has become a very painstaking and time consuming task. Model-based diagnosis provides a solid foundation for automated debugging and fault localization but sometimes the quality of the results is questionable as too many diagnosis candidates are reported. The work presented in this book shows how to apply model-based diagnosis to debugging of synthesizable Verilog designs. Moreover, Two extensions of the model based debugging theory to improve the debugging process in terms of reduction in the number of diagnosis candidates reported, are proposed.