SystemVerilog for Design Second Edition: A Guide to Using SystemVerilog for Hardware Design and Modeling

Sutherland, Stuart

ISBN 10: 0387333991 / ISBN 13: 9780387333991

Editore: Springer, 2006

Riguardo questo articolo

Has some wear and creases. Has a remainder mark. hardcover Used - Good 2006.

Codice articolo AB-012739

Dati bibliografici

• Titolo: SystemVerilog for Design Second Edition: A Guide to Using SystemVerilog for Hardware Design and Modeling
• Editore: Springer
• Data di pubblicazione: 2006
• Lingua: Inglese
• ISBN 10: 0387333991
• ISBN 13: 9780387333991
• Rilegatura: Rilegato
• Edizione: seconda edizione
• Condizione: Good
• Peso: 30,05 once

Descrizione articolo

Riassunto

In its updated second edition, this book has been rewritten chapter-by-chapter to accurately reflect the syntax and semantic changes to the SystemVerilog language standard, making it an essential reference for systems professionals who need the latest version information

Dalla quarta di copertina

SystemVerilog is a rich set of extensions to the Verilog Hardware Description Language (Verilog HDL). SystemVerilog for Design describes the correct usage of these extensions for modeling digital designs. These important extensions enable the representation of complex digital logic in concise, accurate, and reusable hardware models. All key SystemVerilog design features are presented, such as declaration spaces, two-state data types, enumerated types, user-defined types, structures, unions, interfaces, and RTL coding extensions. Emphasis is placed on the proper usage of these enhancements for simulation and synthesis. Design engineers, engineering managers and engineering students working with all sizes and types of digital designs, whether FPGA, ASIC or full custom, will find this book to be an invaluable learning tool and reference guide.

The second edition of this book reflects the official IEEE 1800-2005 SystemVerilog standard. This IEEE SystemVerilog standard adds new capabilities, clarifications, and changes to the Accellera 3.1 SystemVerilog upon which the first edition of this book was based.

Significant updates and revisions in the new edition include:

A new chapter showing how to use SystemVerilog packages with single-file and multi-file compilers.

-  New code examples illustrating correct usage of the IEEE version of SystemVerilog.

-  Updated coding guidelines reflecting the capabilities of current simulator and synthesis Electronic Design Automation tools such as digital simulators and synthesis compilers.

"SystemVerilog makes it easier to produce more efficient and concise descriptions of complex hardware designs. The authors of this book have been involved with the development of the language from the beginning, and who is better to learn from than those involved from day one?"

― Greg Spirakis, Vice President ofDesign Technology

Intel Corporation

"Sun has been a driving force in SystemVerilog from its inception. SystemVerilog can significantly improve the productivity of designers in the coming years, and this book is a comprehensive reference text for engineers who want to learn about SystemVerilog for their next generation designs."

― Sunil Joshi, Vice President of Software Technologies & Compute Resources

Sun Microsystems, Inc.

"SystemVerilog addresses the need for efficient and powerful modeling essential to support the complexity, size and scale of next generation hardware designs. This book explains how to use SystemVerilog effectively and provides numerous examples to illustrate how each of the language constructs can best be utilized."

― Chris Malachowsky, Co-Founder and Vice President of Hardware

NVIDIA Corp.