Verilog Hdl Synthesis, a Practical Primer

Bhasker, J.

ISBN 10: 098462922X / ISBN 13: 9780984629220

Editore: Star Galaxy Publishing, 2018

Riguardo questo articolo

Codice articolo 33351350-n

Dati bibliografici

• Titolo: Verilog Hdl Synthesis, a Practical Primer
• Editore: Star Galaxy Publishing
• Data di pubblicazione: 2018
• Lingua: Inglese
• ISBN 10: 098462922X
• ISBN 13: 9780984629220
• Rilegatura: Brossura
• Condizione: New

Descrizione articolo

Riassunto

With this book, you can: - Start writing synthesizable Verilog models quickly. - See what constructs are supported for synthesis and how these map to hardware so that you can get the desired logic. - Learn techniques to help avoid having functional mismatches. - Immediately start using many of the models for commonly used hardware elements described for your own use or modify these for your own application.

Informazioni sull?autore

J. Bhasker is the chair of the IEEE PAR 1364.1 Verilog Synthesis Interoperability Working Group that is working towards standardizing a Verilog subset for RTL synthesis. He is one of the main architects of the ArchSyn synthesis system developed at Bell Labs. He has taught Verilog HDL and Verilog HDL synthesis to many AT&T/Lucent designers. He is also the author of the bestselling book "A Verilog HDL Primer".