Verilog and SystemVerilog Gotchas: 101 Common Coding Errors and How to Avoid Them

Sutherland, Stuart, Mills, Don

ISBN 10: 0387717145 / ISBN 13: 9780387717142

Editore: Springer, 2007

Riguardo questo articolo

Like New.

Codice articolo ERICA77303877171456

Dati bibliografici

• Titolo: Verilog and SystemVerilog Gotchas: 101 Common Coding Errors and How to Avoid Them
• Editore: Springer
• Data di pubblicazione: 2007
• Lingua: Inglese
• ISBN 10: 0387717145
• ISBN 13: 9780387717142
• Rilegatura: Hardcover
• Condizione: Like New
• Tipo di libro: book

Descrizione articolo

Riassunto

This book will help engineers write better Verilog/SystemVerilog design and verification code as well as deliver digital designs to market more quickly. It shows over 100 common coding mistakes that can be made with the Verilog and SystemVerilog languages. Each example explains in detail the symptoms of the error, the languages rules that cover the error, and the correct coding style to avoid the error. The book helps digital design and verification engineers to recognize, and avoid, these common coding mistakes. Many of these errors are very subtle, and can potentially cost hours or days of lost engineering time trying to find and debug them.

Contenuti

Introduction, What Is A Gotcha?.- Declaration and Literal Number Gotchas.- RTL Modeling Gotchas.- Operator Gotchas.- General Programming Gotchas.- Object Oriented and Multi-Threaded Programming Gotchas.- Randomization, Coverage and Assertion Gotchas.- Tool Compatibility Gotchas.