Wave Pipelining: Theory and CMOS Implementation

C Thomas Gray

ISBN 10: 0792393988 / ISBN 13: 9780792393986

Editore: Springer Us Nov 1993, 1993

Riguardo questo articolo

Neuware - The quest for higher performance digital systems for applications such as gen eral purpose computing, signal/image processing, and telecommunications and an increasing cost consciousness have led to a major thrust for high speed VLSI systems implemented in inexpensive and widely available technologies such as CMOS. This monograph, based on the first author's doctoral dissertation, con centrates on the technique of wave pipelining as one method toward achieving this goal. The primary focus of this monograph is to provide a coherent pre sentation of the theory of wave pipelined operation of digital circuits and to discuss practical design techniques for the realization of wave pipelined circuits in the CMOS technology. Wave pipelining can be applied to a variety of cir cuits for increased performance. For example, many architectures that support systolic computation lend themselves to wave pipelined realization. Also, the wave pipeline design methodology emphasizes the role of controlled clock skew in extracting enhanced performance from circuits that are not deeply pipelined. Wave pipelining (also known as maximal rate pipelining) is a timing method ology used in digital systems to increase the number of effective pipeline stages without increasing the number of physical registers in the pipeline. Using this technique, new data is applied to the inputs of a combinational logic block be fore the outputs due to previous inputs are available thus effectively pipelining the combinational logic and maximizing the utilization of the logic.

Codice articolo 9780792393986

Dati bibliografici

• Titolo: Wave Pipelining: Theory and CMOS Implementation
• Editore: Springer Us Nov 1993
• Data di pubblicazione: 1993
• Lingua: Inglese
• ISBN 10: 0792393988
• ISBN 13: 9780792393986
• Rilegatura: Buch
• Condizione: Neu
• Dimensioni: 241 L x 160 A x 17 P (millimetri) 241 millimetri di larghezza per 160 millimetri di altezza per 17 millimetri di profondità
• Peso: 512 grammi

Descrizione articolo

Riassunto

The quest for higher performance digital systems for applications such as gen­ eral purpose computing, signal/image processing, and telecommunications and an increasing cost consciousness have led to a major thrust for high speed VLSI systems implemented in inexpensive and widely available technologies such as CMOS. This monograph, based on the first author's doctoral dissertation, con­ centrates on the technique of wave pipelining as one method toward achieving this goal. The primary focus of this monograph is to provide a coherent pre­ sentation of the theory of wave pipelined operation of digital circuits and to discuss practical design techniques for the realization of wave pipelined circuits in the CMOS technology. Wave pipelining can be applied to a variety of cir­ cuits for increased performance. For example, many architectures that support systolic computation lend themselves to wave pipelined realization. Also, the wave pipeline design methodology emphasizes the role of controlled clock skew in extracting enhanced performance from circuits that are not deeply pipelined. Wave pipelining (also known as maximal rate pipelining) is a timing method­ ology used in digital systems to increase the number of effective pipeline stages without increasing the number of physical registers in the pipeline. Using this technique, new data is applied to the inputs of a combinational logic block be­ fore the outputs due to previous inputs are available thus effectively pipelining the combinational logic and maximizing the utilization of the logic.

Contenuti

List of Figures. List of Tables. Preface. 1. Introduction and Motivation. 2. Clock Period Constraints: Single Stage Systems. 3. Clock Period Constraints: Multiple Stage Systems. 4. Exact Timing Analysis. 5. Exact Timing Analysis: Algorithm. 6. Practical Considerations in Wave Pipelining. 7. Design Examples. 8. Conclusions. A: Example Model File. B: Calculation of Tolerance of Parametric Variations. References. Index.