Importo totale (1 articolo articoli):
Destinazione ordine:
balasubramonian rajeev (29 risultati)
Feedback
Vai alla pagina principale dei risultati di ricerca
Filtri di ricerca
Tipo di articolo
- Tutti i tipi di prodotto
- Libri (29)
- Riviste e Giornali (Nessun altro risultato corrispondente a questo perfezionamento)
- Fumetti (Nessun altro risultato corrispondente a questo perfezionamento)
- Spartiti (Nessun altro risultato corrispondente a questo perfezionamento)
- Arte, Stampe e Poster (Nessun altro risultato corrispondente a questo perfezionamento)
- Fotografie (Nessun altro risultato corrispondente a questo perfezionamento)
- Mappe (Nessun altro risultato corrispondente a questo perfezionamento)
- Manoscritti e Collezionismo cartaceo (Nessun altro risultato corrispondente a questo perfezionamento)
Condizioni Maggiori informazioni
- Nuovo (25)
- Come nuovo, Ottimo o Quasi ottimo (2)
- Molto buono o Buono (2)
- Discreto o Mediocre (Nessun altro risultato corrispondente a questo perfezionamento)
- Come descritto (Nessun altro risultato corrispondente a questo perfezionamento)
Legatura
- Tutte
- Rilegato (Nessun altro risultato corrispondente a questo perfezionamento)
- Brossura (29)
Ulteriori caratteristiche
- Prima ed. (Nessun altro risultato corrispondente a questo perfezionamento)
- Copia autograf. (Nessun altro risultato corrispondente a questo perfezionamento)
- Sovracoperta (Nessun altro risultato corrispondente a questo perfezionamento)
- Con foto (13)
- Non Print on Demand (21)
Lingua (1)
Spedizione gratuita
Paese del venditore
Valutazione venditore
-
Innovations in the Memory System (Synthesis Lectures on Computer Architecture)
Da: Scissortail, Oklahoma City, OK, U.S.A.
Valutazione del venditore 5 su 5 stelle
EUR 14,06
Convertire valutaGratis per la spedizione in U.S.A.Quantità: 1 disponibili
Aggiungi al carrelloCondizione: good. This is a pre-loved book that shows moderate signs of wear from previous reading. You may notice creases, edge wear, or a cracked spine, but it remains in solid, readable condition.Please note:-May include library or rental stickers, stamps, or markings.-Supplemental materials e.g., CDs, access codes, inserts are not guaranteed.-Box sets may not come with the original outer box. If it does, the box will not be in perfect condition. -Sourced from donation centers; authenticity not verified with publisher. Your satisfaction is our top priority! If you have any questions or concerns about your order, please donât hesitate to reach out. Thank you for shopping with us and supporting small businessâ"happy reading!
-
Innovations in the Memory System (Synthesis Lectures on Computer Architecture)
Da: suffolkbooks, Center moriches, NY, U.S.A.
Valutazione del venditore 4 su 5 stelle
EUR 13,19
Convertire valutaEUR 3,41 per la spedizione in U.S.A.Quantità: 5 disponibili
Aggiungi al carrellopaperback. Condizione: Very Good. Fast Shipping - Safe and Secure 7 days a week!
-
Multi-core Cache Hierarchies
Da: GreatBookPrices, Columbia, MD, U.S.A.
Valutazione del venditore 5 su 5 stelle
EUR 38,23
Convertire valutaEUR 2,25 per la spedizione in U.S.A.Quantità: Più di 20 disponibili
Aggiungi al carrelloCondizione: New.
-
EUR 33,54
Convertire valutaEUR 6,81 per la spedizione in U.S.A.Quantità: 2 disponibili
Aggiungi al carrelloCondizione: New. SUPER FAST SHIPPING.
-
Multi-Core Cache Hierarchies (Synthesis Lectures on Computer Architecture)
Da: California Books, Miami, FL, U.S.A.
Valutazione del venditore 5 su 5 stelle
EUR 42,20
Convertire valutaGratis per la spedizione in U.S.A.Quantità: Più di 20 disponibili
Aggiungi al carrelloCondizione: New.
-
Multi-core Cache Hierarchies
Da: GreatBookPrices, Columbia, MD, U.S.A.
Valutazione del venditore 5 su 5 stelle
EUR 42,53
Convertire valutaEUR 2,25 per la spedizione in U.S.A.Quantità: Più di 20 disponibili
Aggiungi al carrelloCondizione: As New. Unread book in perfect condition.
-
Multi-Core Cache Hierarchies (Synthesis Lectures on Computer Architecture)
Da: Books Puddle, New York, NY, U.S.A.
Valutazione del venditore 4 su 5 stelle
EUR 48,43
Convertire valutaEUR 3,41 per la spedizione in U.S.A.Quantità: 4 disponibili
Aggiungi al carrelloCondizione: New. 1st edition NO-PA16APR2015-KAP.
-
Multi-Core Cache Hierarchies (Synthesis Lectures on Computer Architecture)
Da: Ria Christie Collections, Uxbridge, Regno Unito
Valutazione del venditore 5 su 5 stelle
EUR 41,81
Convertire valutaEUR 13,81 per la spedizione da Regno Unito a U.S.A.Quantità: Più di 20 disponibili
Aggiungi al carrelloCondizione: New. In.
-
Multi-Core Cache Hierarchies
Da: Chiron Media, Wallingford, Regno Unito
Valutazione del venditore 4 su 5 stelle
EUR 38,02
Convertire valutaEUR 17,85 per la spedizione da Regno Unito a U.S.A.Quantità: 10 disponibili
Aggiungi al carrelloPF. Condizione: New.
-
Multi-core Cache Hierarchies
Da: GreatBookPricesUK, Woodford Green, Regno Unito
Valutazione del venditore 5 su 5 stelle
EUR 40,97
Convertire valutaEUR 17,29 per la spedizione da Regno Unito a U.S.A.Quantità: Più di 20 disponibili
Aggiungi al carrelloCondizione: New.
-
Multi-core Cache Hierarchies
Da: GreatBookPricesUK, Woodford Green, Regno Unito
Valutazione del venditore 5 su 5 stelle
EUR 45,47
Convertire valutaEUR 17,29 per la spedizione da Regno Unito a U.S.A.Quantità: Più di 20 disponibili
Aggiungi al carrelloCondizione: As New. Unread book in perfect condition.
-
EUR 57,05
Convertire valutaEUR 6,81 per la spedizione in U.S.A.Quantità: 2 disponibili
Aggiungi al carrelloCondizione: New. SUPER FAST SHIPPING.
-
Innovations in the Memory System (Synthesis Lectures on Computer Architecture)
Da: Lucky's Textbooks, Dallas, TX, U.S.A.
Valutazione del venditore 5 su 5 stelle
EUR 61,11
Convertire valutaEUR 3,41 per la spedizione in U.S.A.Quantità: Più di 20 disponibili
Aggiungi al carrelloCondizione: New.
-
Innovations in the Memory System (Synthesis Lectures on Computer Architecture)
Da: California Books, Miami, FL, U.S.A.
Valutazione del venditore 5 su 5 stelle
EUR 69,45
Convertire valutaGratis per la spedizione in U.S.A.Quantità: Più di 20 disponibili
Aggiungi al carrelloCondizione: New.
-
Innovations in the Memory System (Synthesis Lectures on Computer Architecture)
Da: Books Puddle, New York, NY, U.S.A.
Valutazione del venditore 4 su 5 stelle
EUR 77,16
Convertire valutaEUR 3,41 per la spedizione in U.S.A.Quantità: 4 disponibili
Aggiungi al carrelloCondizione: New. 1st edition NO-PA16APR2015-KAP.
-
Innovations in the Memory System (Synthesis Lectures on Computer Architecture)
Da: Ria Christie Collections, Uxbridge, Regno Unito
Valutazione del venditore 5 su 5 stelle
EUR 66,50
Convertire valutaEUR 13,81 per la spedizione da Regno Unito a U.S.A.Quantità: Più di 20 disponibili
Aggiungi al carrelloCondizione: New. In English.
-
Innovations in the Memory System
Da: Chiron Media, Wallingford, Regno Unito
Valutazione del venditore 4 su 5 stelle
EUR 62,83
Convertire valutaEUR 17,85 per la spedizione da Regno Unito a U.S.A.Quantità: 10 disponibili
Aggiungi al carrelloPF. Condizione: New.
-
Multi-Core Cache Hierarchies
Editore: Springer International Publishing, Springer International Publishing Mai 2011, 2011
ISBN 10: 3031006062 ISBN 13: 9783031006067
Lingua: Inglese
Da: buchversandmimpf2000, Emtmannsberg, BAYE, Germania
Valutazione del venditore 5 su 5 stelle
EUR 37,44
Convertire valutaEUR 60,00 per la spedizione da Germania a U.S.A.Quantità: 2 disponibili
Aggiungi al carrelloTaschenbuch. Condizione: Neu. Neuware -A key determinant of overall system performance and power dissipation is the cache hierarchy since access to off-chip memory consumes many more cycles and energy than on-chip accesses. In addition, multi-core processors are expected to place ever higher bandwidth demands on the memory system. All these issues make it important to avoid off-chip memory access by improving the efficiency of the on-chip cache. Future multi-core processors will have many large cache banks connected by a network and shared by many cores. Hence, many important problems must be solved: cache resources must be allocated across many cores, data must be placed in cache banks that are near the accessing core, and the most important data must be identified for retention. Finally, difficulties in scaling existing technologies require adapting to and exploiting new technology constraints. The book attempts a synthesis of recent cache research that has focused on innovations for multi-core processors. It is an excellent starting point for early-stage graduate students, researchers, and practitioners who wish to understand the landscape of recent cache research. The book is suitable as a reference for advanced computer architecture classes as well as for experienced researchers and VLSI engineers. Table of Contents: Basic Elements of Large Cache Design / Organizing Data in CMP Last Level Caches / Policies Impacting Cache Hit Rates / Interconnection Networks within Large Caches / Technology / Concluding RemarksSpringer Verlag GmbH, Tiergartenstr. 17, 69121 Heidelberg 156 pp. Englisch.
-
Multi-Core Cache Hierarchies
Editore: Springer International Publishing, 2011
ISBN 10: 3031006062 ISBN 13: 9783031006067
Lingua: Inglese
EUR 37,44
Convertire valutaEUR 61,53 per la spedizione da Germania a U.S.A.Quantità: 1 disponibili
Aggiungi al carrelloTaschenbuch. Condizione: Neu. Druck auf Anfrage Neuware - Printed after ordering - A key determinant of overall system performance and power dissipation is the cache hierarchy since access to off-chip memory consumes many more cycles and energy than on-chip accesses. In addition, multi-core processors are expected to place ever higher bandwidth demands on the memory system. All these issues make it important to avoid off-chip memory access by improving the efficiency of the on-chip cache. Future multi-core processors will have many large cache banks connected by a network and shared by many cores. Hence, many important problems must be solved: cache resources must be allocated across many cores, data must be placed in cache banks that are near the accessing core, and the most important data must be identified for retention. Finally, difficulties in scaling existing technologies require adapting to and exploiting new technology constraints. The book attempts a synthesis of recent cache research that has focused on innovations for multi-core processors. It is an excellent starting point for early-stage graduate students, researchers, and practitioners who wish to understand the landscape of recent cache research. The book is suitable as a reference for advanced computer architecture classes as well as for experienced researchers and VLSI engineers. Table of Contents: Basic Elements of Large Cache Design / Organizing Data in CMP Last Level Caches / Policies Impacting Cache Hit Rates / Interconnection Networks within Large Caches / Technology / Concluding Remarks.
-
Innovations in the Memory System
Editore: Springer International Publishing, Springer Nature Switzerland Sep 2019, 2019
ISBN 10: 3031006356 ISBN 13: 9783031006357
Lingua: Inglese
Da: buchversandmimpf2000, Emtmannsberg, BAYE, Germania
Valutazione del venditore 5 su 5 stelle
EUR 64,19
Convertire valutaEUR 60,00 per la spedizione da Germania a U.S.A.Quantità: 2 disponibili
Aggiungi al carrelloTaschenbuch. Condizione: Neu. Neuware -The memory system has the potential to be a hub for future innovation. While conventional memory systems focused primarily on high density, other memory system metrics like energy, security, and reliability are grabbing modern research headlines. With processor performance stagnating, it is also time to consider new programming models that move some application computations into the memory system. This, in turn, will lead to feature-rich memory systems with new interfaces. The past decade has seen a number of memory system innovations that point to this future where the memory system will be much more than dense rows of unintelligent bits. This book takes a tour through recent and prominent research works, touching upon new DRAM chip designs and technologies, near data processing approaches, new memory channel architectures, techniques to tolerate the overheads of refresh and fault tolerance, security attacks and mitigations, and memory scheduling.Springer Verlag GmbH, Tiergartenstr. 17, 69121 Heidelberg 152 pp. Englisch.
-
Innovations in the Memory System
Editore: Springer International Publishing, 2019
ISBN 10: 3031006356 ISBN 13: 9783031006357
Lingua: Inglese
EUR 64,19
Convertire valutaEUR 61,49 per la spedizione da Germania a U.S.A.Quantità: 1 disponibili
Aggiungi al carrelloTaschenbuch. Condizione: Neu. Druck auf Anfrage Neuware - Printed after ordering - The memory system has the potential to be a hub for future innovation. While conventional memory systems focused primarily on high density, other memory system metrics like energy, security, and reliability are grabbing modern research headlines. With processor performance stagnating, it is also time to consider new programming models that move some application computations into the memory system. This, in turn, will lead to feature-rich memory systems with new interfaces. The past decade has seen a number of memory system innovations that point to this future where the memory system will be much more than dense rows of unintelligent bits. This book takes a tour through recent and prominent research works, touching upon new DRAM chip designs and technologies, near data processing approaches, new memory channel architectures, techniques to tolerate the overheads of refresh and fault tolerance, security attacks and mitigations, and memory scheduling.
-
Multi-Core Cache Hierarchies (Synthesis Lectures on Computer Architecture)
Da: Majestic Books, Hounslow, Regno Unito
Valutazione del venditore 5 su 5 stelle
EUR 48,12
Convertire valutaEUR 7,49 per la spedizione da Regno Unito a U.S.A.Quantità: 4 disponibili
Aggiungi al carrelloCondizione: New. Print on Demand.
-
Multi-Core Cache Hierarchies (Synthesis Lectures on Computer Architecture)
Da: Biblios, Frankfurt am main, HESSE, Germania
Valutazione del venditore 5 su 5 stelle
EUR 50,49
Convertire valutaEUR 9,95 per la spedizione da Germania a U.S.A.Quantità: 4 disponibili
Aggiungi al carrelloCondizione: New. PRINT ON DEMAND.
-
Multi-Core Cache Hierarchies
Editore: Springer International Publishing Mai 2011, 2011
ISBN 10: 3031006062 ISBN 13: 9783031006067
Lingua: Inglese
Da: BuchWeltWeit Ludwig Meier e.K., Bergisch Gladbach, Germania
Valutazione del venditore 5 su 5 stelle
EUR 37,44
Convertire valutaEUR 23,00 per la spedizione da Germania a U.S.A.Quantità: 2 disponibili
Aggiungi al carrelloTaschenbuch. Condizione: Neu. This item is printed on demand - it takes 3-4 days longer - Neuware -A key determinant of overall system performance and power dissipation is the cache hierarchy since access to off-chip memory consumes many more cycles and energy than on-chip accesses. In addition, multi-core processors are expected to place ever higher bandwidth demands on the memory system. All these issues make it important to avoid off-chip memory access by improving the efficiency of the on-chip cache. Future multi-core processors will have many large cache banks connected by a network and shared by many cores. Hence, many important problems must be solved: cache resources must be allocated across many cores, data must be placed in cache banks that are near the accessing core, and the most important data must be identified for retention. Finally, difficulties in scaling existing technologies require adapting to and exploiting new technology constraints. The book attempts a synthesis of recent cache research that has focused on innovations for multi-core processors. It is an excellent starting point for early-stage graduate students, researchers, and practitioners who wish to understand the landscape of recent cache research. The book is suitable as a reference for advanced computer architecture classes as well as for experienced researchers and VLSI engineers. Table of Contents: Basic Elements of Large Cache Design / Organizing Data in CMP Last Level Caches / Policies Impacting Cache Hit Rates / Interconnection Networks within Large Caches / Technology / Concluding Remarks 156 pp. Englisch.
-
Multi-Core Cache Hierarchies
Editore: Springer, Berlin|Springer International Publishing|Morgan & Claypool|Springer, 2011
ISBN 10: 3031006062 ISBN 13: 9783031006067
Lingua: Inglese
EUR 34,41
Convertire valutaEUR 48,99 per la spedizione da Germania a U.S.A.Quantità: Più di 20 disponibili
Aggiungi al carrelloCondizione: New. Dieser Artikel ist ein Print on Demand Artikel und wird nach Ihrer Bestellung fuer Sie gedruckt. A key determinant of overall system performance and power dissipation is the cache hierarchy since access to off-chip memory consumes many more cycles and energy than on-chip accesses. In addition, multi-core processors are expected to place ever higher ban.
-
Innovations in the Memory System (Synthesis Lectures on Computer Architecture)
Da: Majestic Books, Hounslow, Regno Unito
Valutazione del venditore 5 su 5 stelle
EUR 78,87
Convertire valutaEUR 7,49 per la spedizione da Regno Unito a U.S.A.Quantità: 4 disponibili
Aggiungi al carrelloCondizione: New. Print on Demand.
-
Innovations in the Memory System
Editore: Springer International Publishing Sep 2019, 2019
ISBN 10: 3031006356 ISBN 13: 9783031006357
Lingua: Inglese
Da: BuchWeltWeit Ludwig Meier e.K., Bergisch Gladbach, Germania
Valutazione del venditore 5 su 5 stelle
EUR 64,19
Convertire valutaEUR 23,00 per la spedizione da Germania a U.S.A.Quantità: 2 disponibili
Aggiungi al carrelloTaschenbuch. Condizione: Neu. This item is printed on demand - it takes 3-4 days longer - Neuware -The memory system has the potential to be a hub for future innovation. While conventional memory systems focused primarily on high density, other memory system metrics like energy, security, and reliability are grabbing modern research headlines. With processor performance stagnating, it is also time to consider new programming models that move some application computations into the memory system. This, in turn, will lead to feature-rich memory systems with new interfaces. The past decade has seen a number of memory system innovations that point to this future where the memory system will be much more than dense rows of unintelligent bits. This book takes a tour through recent and prominent research works, touching upon new DRAM chip designs and technologies, near data processing approaches, new memory channel architectures, techniques to tolerate the overheads of refresh and fault tolerance, security attacks and mitigations, and memory scheduling. 152 pp. Englisch.
-
Innovations in the Memory System (Synthesis Lectures on Computer Architecture)
Da: Biblios, Frankfurt am main, HESSE, Germania
Valutazione del venditore 5 su 5 stelle
EUR 82,69
Convertire valutaEUR 9,95 per la spedizione da Germania a U.S.A.Quantità: 4 disponibili
Aggiungi al carrelloCondizione: New. PRINT ON DEMAND.
-
Innovations in the Memory System
Editore: Springer, Berlin|Springer International Publishing|Morgan & Claypool|Springer, 2019
ISBN 10: 3031006356 ISBN 13: 9783031006357
Lingua: Inglese
EUR 55,78
Convertire valutaEUR 48,99 per la spedizione da Germania a U.S.A.Quantità: Più di 20 disponibili
Aggiungi al carrelloCondizione: New. Dieser Artikel ist ein Print on Demand Artikel und wird nach Ihrer Bestellung fuer Sie gedruckt. The memory system has the potential to be a hub for future innovation. While conventional memory systems focused primarily on high density, other memory system metrics like energy, security, and reliability are grabbing modern research headlines. With proce.
