EUR 13,77
Convertire valutaQuantità: 1 disponibili
Aggiungi al carrelloHardcover. Condizione: Good. Connecting readers with great books since 1972! Used textbooks may not include companion materials such as access codes, etc. May have some wear or writing/highlighting. We ship orders daily and Customer Service is our top priority!
EUR 93,70
Convertire valutaQuantità: 1 disponibili
Aggiungi al carrelloHardcover. Condizione: new. Excellent Condition.Excels in customer satisfaction, prompt replies, and quality checks.
EUR 89,47
Convertire valutaQuantità: 1 disponibili
Aggiungi al carrellohardcover. Condizione: New. In shrink wrap. Looks like an interesting title!
EUR 170,81
Convertire valutaQuantità: Più di 20 disponibili
Aggiungi al carrelloCondizione: New. In.
EUR 170,81
Convertire valutaQuantità: Più di 20 disponibili
Aggiungi al carrelloCondizione: New. In.
EUR 178,14
Convertire valutaQuantità: Più di 20 disponibili
Aggiungi al carrelloGebunden. Condizione: New. There is only one book available in the market which was published in the first week of December 2004 which concentrates mainly on the language analysis and tool consumption of assertions, while this book concentrates on the basic language in the first t.
EUR 161,45
Convertire valutaQuantità: Più di 20 disponibili
Aggiungi al carrelloCondizione: New.
EUR 161,87
Convertire valutaQuantità: Più di 20 disponibili
Aggiungi al carrelloCondizione: New.
EUR 231,33
Convertire valutaQuantità: 4 disponibili
Aggiungi al carrelloCondizione: New. pp. 360.
EUR 218,38
Convertire valutaQuantità: 1 disponibili
Aggiungi al carrelloHardcover. Condizione: Good. Good. book.
EUR 233,10
Convertire valutaQuantità: 1 disponibili
Aggiungi al carrelloPaperback. Condizione: Like New. Like New. book.
EUR 247,94
Convertire valutaQuantità: 2 disponibili
Aggiungi al carrelloBuch. Condizione: Neu. Neuware - SystemVerilog language consists of three very specific areas of constructs -- design, assertions and testbench.Assertions add a whole new dimension to the ASIC verification process. Assertions provide a better way to do verification proactively.Traditionally, engineers are used to writing verilog test benches that help simulate their design.Verilog is a procedural language and is very limited in capabilities to handle the complex Asic's built today.SystemVerilog assertions (SVA) are a declarative and temporal language that provides excellent control over time and parallelism. This provides the designers a very strong tool to solve their verification problems.While the language is built solid, the thinking is very different from the user's perspective when compared to standard verilog language. The concept is still very new and there is not enough expertise in the field to adopt this methodology and be successful. While the language has been defined very well, there is no practical guide that shows how to use the language to solve real verification problems. This book will be the practical guide that will help people to understand this new methodology.
Da: moluna, Greven, Germania
EUR 137,26
Convertire valutaQuantità: Più di 20 disponibili
Aggiungi al carrelloCondizione: New. Dieser Artikel ist ein Print on Demand Artikel und wird nach Ihrer Bestellung fuer Sie gedruckt. There is only one book available in the market which was published in the first week of December 2004 which concentrates mainly on the language analysis and tool consumption of assertions, while this book concentrates on the basic language in the first t.
Da: Majestic Books, Hounslow, Regno Unito
EUR 241,88
Convertire valutaQuantità: 4 disponibili
Aggiungi al carrelloCondizione: New. Print on Demand pp. 360.
Da: Biblios, Frankfurt am main, HESSE, Germania
EUR 247,59
Convertire valutaQuantità: 4 disponibili
Aggiungi al carrelloCondizione: New. PRINT ON DEMAND pp. 360.