Lingua: Inglese
Editore: LAP LAMBERT Academic Publishing, 2011
ISBN 10: 3846554634 ISBN 13: 9783846554630
Da: moluna, Greven, Germania
EUR 55,21
Quantità: Più di 20 disponibili
Aggiungi al carrelloCondizione: New.
Lingua: Inglese
Editore: LAP LAMBERT Academic Publishing, 2011
ISBN 10: 3846554634 ISBN 13: 9783846554630
Da: Books Puddle, New York, NY, U.S.A.
Condizione: New.
Lingua: Inglese
Editore: Lap Lambert Academic Publishing, 2011
ISBN 10: 3846554634 ISBN 13: 9783846554630
Da: Revaluation Books, Exeter, Regno Unito
EUR 134,07
Quantità: 1 disponibili
Aggiungi al carrelloPaperback. Condizione: Brand New. 192 pages. 8.66x5.91x0.44 inches. In Stock.
Lingua: Inglese
Editore: Lap Lambert Academic Publishing, 2011
ISBN 10: 3846554634 ISBN 13: 9783846554630
Da: Revaluation Books, Exeter, Regno Unito
EUR 138,41
Quantità: 1 disponibili
Aggiungi al carrelloPaperback. Condizione: Brand New. 192 pages. 8.66x5.91x0.44 inches. In Stock.
Lingua: Inglese
Editore: LAP LAMBERT Academic Publishing Nov 2011, 2011
ISBN 10: 3846554634 ISBN 13: 9783846554630
Da: BuchWeltWeit Ludwig Meier e.K., Bergisch Gladbach, Germania
EUR 68,00
Quantità: 2 disponibili
Aggiungi al carrelloTaschenbuch. Condizione: Neu. This item is printed on demand - it takes 3-4 days longer - Neuware -This thesis addresses one of the fundamental challenges emerging in microprocessor design, namely hardware reliability and resilience. Since inception in the 70's, microprocessors have primarily benefited from technological advancements in semiconductors fabrication allowing for an exponential increase in computing capability of chips by shrinking transistors sizes. Unfortunately, forecasts indicate that further shrinking in size will be accompanied by variability in transistor performance and reliability. This thesis proposes novel designs and enhancements to provide hardware reliability for parallel workloads. In particular, it is provided noteworthy improvements in Redundant Multi Threading (RMT) fault-tolerant approaches, as well as novel Expected Miss Ratio (EMR) model to determine the impact of hard faults on cache memories. 192 pp. Englisch.
Lingua: Inglese
Editore: LAP LAMBERT Academic Publishing, 2011
ISBN 10: 3846554634 ISBN 13: 9783846554630
Da: Majestic Books, Hounslow, Regno Unito
EUR 111,32
Quantità: 4 disponibili
Aggiungi al carrelloCondizione: New. Print on Demand.
Lingua: Inglese
Editore: LAP LAMBERT Academic Publishing, 2011
ISBN 10: 3846554634 ISBN 13: 9783846554630
Da: Biblios, Frankfurt am main, HESSE, Germania
EUR 111,45
Quantità: 4 disponibili
Aggiungi al carrelloCondizione: New. PRINT ON DEMAND.
Lingua: Inglese
Editore: LAP LAMBERT Academic Publishing, 2011
ISBN 10: 3846554634 ISBN 13: 9783846554630
Da: preigu, Osnabrück, Germania
EUR 57,30
Quantità: 5 disponibili
Aggiungi al carrelloTaschenbuch. Condizione: Neu. Approaches for Hardware Fault Mitigation in Multicore Processors | Resilient systems with unreliable devices | Daniel Sánchez | Taschenbuch | 192 S. | Englisch | 2011 | LAP LAMBERT Academic Publishing | EAN 9783846554630 | Verantwortliche Person für die EU: preigu GmbH & Co. KG, Lengericher Landstr. 19, 49078 Osnabrück, mail[at]preigu[dot]de | Anbieter: preigu Print on Demand.
Lingua: Inglese
Editore: LAP LAMBERT Academic Publishing Nov 2011, 2011
ISBN 10: 3846554634 ISBN 13: 9783846554630
Da: buchversandmimpf2000, Emtmannsberg, BAYE, Germania
EUR 68,00
Quantità: 1 disponibili
Aggiungi al carrelloTaschenbuch. Condizione: Neu. This item is printed on demand - Print on Demand Titel. Neuware -This thesis addresses one of the fundamental challenges emerging in microprocessor design, namely hardware reliability and resilience. Since inception in the 70's, microprocessors have primarily benefited from technological advancements in semiconductors fabrication allowing for an exponential increase in computing capability of chips by shrinking transistors sizes. Unfortunately, forecasts indicate that further shrinking in size will be accompanied by variability in transistor performance and reliability. This thesis proposes novel designs and enhancements to provide hardware reliability for parallel workloads. In particular, it is provided noteworthy improvements in Redundant Multi Threading (RMT) fault-tolerant approaches, as well as novel Expected Miss Ratio (EMR) model to determine the impact of hard faults on cache memories.VDM Verlag, Dudweiler Landstraße 99, 66123 Saarbrücken 192 pp. Englisch.
Lingua: Inglese
Editore: LAP LAMBERT Academic Publishing, 2011
ISBN 10: 3846554634 ISBN 13: 9783846554630
Da: AHA-BUCH GmbH, Einbeck, Germania
EUR 68,00
Quantità: 1 disponibili
Aggiungi al carrelloTaschenbuch. Condizione: Neu. nach der Bestellung gedruckt Neuware - Printed after ordering - This thesis addresses one of the fundamental challenges emerging in microprocessor design, namely hardware reliability and resilience. Since inception in the 70's, microprocessors have primarily benefited from technological advancements in semiconductors fabrication allowing for an exponential increase in computing capability of chips by shrinking transistors sizes. Unfortunately, forecasts indicate that further shrinking in size will be accompanied by variability in transistor performance and reliability. This thesis proposes novel designs and enhancements to provide hardware reliability for parallel workloads. In particular, it is provided noteworthy improvements in Redundant Multi Threading (RMT) fault-tolerant approaches, as well as novel Expected Miss Ratio (EMR) model to determine the impact of hard faults on cache memories.