Lingua: Inglese
Editore: LAP LAMBERT Academic Publishing, 2018
ISBN 10: 6134984310 ISBN 13: 9786134984317
Da: Revaluation Books, Exeter, Regno Unito
EUR 63,64
Quantità: 1 disponibili
Aggiungi al carrelloPaperback. Condizione: Brand New. 88 pages. 8.66x5.91x0.20 inches. In Stock.
Lingua: Inglese
Editore: LAP LAMBERT Academic Publishing, 2018
ISBN 10: 6134984310 ISBN 13: 9786134984317
Da: preigu, Osnabrück, Germania
EUR 33,20
Quantità: 5 disponibili
Aggiungi al carrelloTaschenbuch. Condizione: Neu. Improved Architecture Of 256 Bit CSLA For Reduced Area Applications | Eadalada Lavanya (u. a.) | Taschenbuch | 88 S. | Englisch | 2018 | LAP LAMBERT Academic Publishing | EAN 9786134984317 | Verantwortliche Person für die EU: preigu GmbH & Co. KG, Lengericher Landstr. 19, 49078 Osnabrück, mail[at]preigu[dot]de | Anbieter: preigu.
Lingua: Inglese
Editore: LAP LAMBERT Academic Publishing Feb 2018, 2018
ISBN 10: 6134984310 ISBN 13: 9786134984317
Da: BuchWeltWeit Ludwig Meier e.K., Bergisch Gladbach, Germania
EUR 35,90
Quantità: 2 disponibili
Aggiungi al carrelloTaschenbuch. Condizione: Neu. This item is printed on demand - it takes 3-4 days longer - Neuware -In the design of Integrated Circuits, area occupancy plays a vital role because of increasing the necessity of portable systems. In electronics, adder is a digital circuit that performs addition of numbers. To perform fast arithmetic operations, carry select adder (CSlA) is one of the fastest adders used in many data - processing processors. The structure of CSlA is such that there is further scope of reducing the area.Simple and efficient gate - level modification is used to develop an area- efficient carry select adder by sharing the common Boolean logic term (CBL) is proposed. After logic simplification and sharing partial circuit, only one XOR gate and one inverter gate in each summation operation as well as one AND gate and one inverter gate in each carry-out operation are needed. Through the multiplexer, the correct output is selected according to the logic states of the carry in signal. 88 pp. Englisch.
Lingua: Inglese
Editore: LAP LAMBERT Academic Publishing, 2018
ISBN 10: 6134984310 ISBN 13: 9786134984317
Da: moluna, Greven, Germania
EUR 31,27
Quantità: Più di 20 disponibili
Aggiungi al carrelloCondizione: New. Dieser Artikel ist ein Print on Demand Artikel und wird nach Ihrer Bestellung fuer Sie gedruckt. Autor/Autorin: Lavanya EadaladaE Lavanya, Assistant professor,ECE Dept,SNIST,P Pradeep, Assistant professor,ECE Dept,SNIST,K Nikhila, Assistant professor,ECE Dept,SNIST.In the design of Integrated Circuits, area occupancy plays a vital role bec.
Lingua: Inglese
Editore: LAP LAMBERT Academic Publishing Feb 2018, 2018
ISBN 10: 6134984310 ISBN 13: 9786134984317
Da: buchversandmimpf2000, Emtmannsberg, BAYE, Germania
EUR 35,90
Quantità: 1 disponibili
Aggiungi al carrelloTaschenbuch. Condizione: Neu. This item is printed on demand - Print on Demand Titel. Neuware -In the design of Integrated Circuits, area occupancy plays a vital role because of increasing the necessity of portable systems. In electronics, adder is a digital circuit that performs addition of numbers. To perform fast arithmetic operations, carry select adder (CSlA) is one of the fastest adders used in many data - processing processors. The structure of CSlA is such that there is further scope of reducing the area.Simple and efficient gate - level modification is used to develop an area- efficient carry select adder by sharing the common Boolean logic term (CBL) is proposed. After logic simplification and sharing partial circuit, only one XOR gate and one inverter gate in each summation operation as well as one AND gate and one inverter gate in each carry-out operation are needed. Through the multiplexer, the correct output is selected according to the logic states of the carry in signal.VDM Verlag, Dudweiler Landstraße 99, 66123 Saarbrücken 88 pp. Englisch.
Lingua: Inglese
Editore: LAP LAMBERT Academic Publishing, 2018
ISBN 10: 6134984310 ISBN 13: 9786134984317
Da: AHA-BUCH GmbH, Einbeck, Germania
EUR 37,20
Quantità: 1 disponibili
Aggiungi al carrelloTaschenbuch. Condizione: Neu. nach der Bestellung gedruckt Neuware - Printed after ordering - In the design of Integrated Circuits, area occupancy plays a vital role because of increasing the necessity of portable systems. In electronics, adder is a digital circuit that performs addition of numbers. To perform fast arithmetic operations, carry select adder (CSlA) is one of the fastest adders used in many data - processing processors. The structure of CSlA is such that there is further scope of reducing the area.Simple and efficient gate - level modification is used to develop an area- efficient carry select adder by sharing the common Boolean logic term (CBL) is proposed. After logic simplification and sharing partial circuit, only one XOR gate and one inverter gate in each summation operation as well as one AND gate and one inverter gate in each carry-out operation are needed. Through the multiplexer, the correct output is selected according to the logic states of the carry in signal.