9798199875622 - compiler engineering for ai hardware: mlir, tvm, xla, and custom backends for neural network accelerators di team, chatvariety (5 risultati)
Lingua: Inglese
Editore: Independently published, 2026
Serie: Libro 1 di 6 - AI Infrastructure, Hardware & Compiler Engineering Series
- Brossura
Da: PBShop.store US, Wood Dale, IL, U.S.A.PBShop.store US
Contatta il venditoreVenditore con 5 stelleCondizione: Nuovo
EUR 14,13
Spedizione gratuitaSpedito in U.S.A.Quantità: Più di 20 disponibili
PAP. Condizione: New. New Book. Shipped from UK. Established seller since 2000.
Lingua: Inglese
Editore: Independently published, 2026
Serie: Libro 1 di 6 - AI Infrastructure, Hardware & Compiler Engineering Series
- Brossura
Da: PBShop.store UK, Fairford, GLOS, Regno UnitoPBShop.store UK
Contatta il venditoreVenditore con 5 stelleCondizione: Nuovo
EUR 13,43
EUR 3,85 spedizioneSpedito da Regno Unito a U.S.A.Quantità: Più di 20 disponibili
PAP. Condizione: New. New Book. Shipped from UK. Established seller since 2000.
Lingua: Inglese
Editore: Independently published, 2026
Serie: Libro 1 di 6 - AI Infrastructure, Hardware & Compiler Engineering Series
- Brossura
- Print on Demand
Da: California Books, Miami, FL, U.S.A.California Books
Contatta il venditoreVenditore con 4 stelleCondizione: Nuovo
EUR 13,59
Spedizione gratuitaSpedito in U.S.A.Quantità: Più di 20 disponibili
Condizione: New. Print on Demand.
Lingua: Inglese
Editore: Independently Published Jun 2026, 2026
Serie: Libro 1 di 6 - AI Infrastructure, Hardware & Compiler Engineering Series
- Brossura
Da: AHA-BUCH GmbH, Einbeck, GermaniaAHA-BUCH GmbH
Contatta il venditoreVenditore con 5 stelleCondizione: Nuovo
EUR 13,00
EUR 60,69 spedizioneSpedito da Germania a U.S.A.Quantità: 2 disponibili
Taschenbuch. Condizione: Neu. Neuware - Build Compilers for the AI Hardware FrontierThe explosion of custom AI accelerators-including the Apple Neural Engine, Google TPU, AWS Inferentia, and Qualcomm Hexagon-has created an urgent demand for compiler engineers. These specialists must understand the entire software stack, from neu…ral network graph representation down to hardware-specific code generation. Compiler Engineering for AI Hardware provides the definitive technical foundation for designing, building, and optimizing modern AI compilation pipelines.This hands-on guide bridges the critical gap between high-level machine learning frameworks and low-level hardware design. You will explore real-world compiler architectures and learn how to translate deep learning models into highly efficient machine instructions.What You Will Master- MLIR Architecture: Master multi-level IR design, custom dialect creation, and progressive lowering strategies to LLVM IR.- TVM and Relay/Relax: Leverage TVM, Relax, and MetaSchedule for graph-level optimizations, operator fusion, and auto-tuning.- XLA and PJRT: Understand Google's compiler pipeline, HLO representations, fusion strategies, and hardware runtimes.- Custom Backends: Build custom MLIR dialects and target-specific code generation passes for novel hardware targets.- Memory and Layout Optimizations: Implement memory planning algorithms, loop transformations, and data layout changes to maximize throughput.Whether you are a hardware architect designing next-generation silicon or a software engineer optimizing deep learning inference, this book delivers the practical code examples, IR listings, and architectural insights needed to build production-grade compiler pipelines. Step into the future of systems engineering and master the AI compiler stack today.
Lingua: Inglese
Editore: Independently Published, 2026
Serie: Libro 1 di 6 - AI Infrastructure, Hardware & Compiler Engineering Series
- Brossura
- Print on Demand
Da: CitiRetail, Stevenage, Regno UnitoCitiRetail
Contatta il venditoreVenditore con 5 stelleCondizione: Nuovo
EUR 16,84
EUR 43,25 spedizioneSpedito da Regno Unito a U.S.A.Quantità: 1 disponibili
Paperback. Condizione: new. Paperback. Build Compilers for the AI Hardware FrontierThe explosion of custom AI accelerators-including the Apple Neural Engine, Google TPU, AWS Inferentia, and Qualcomm Hexagon-has created an urgent demand for compiler engineers. These specialists must understand the entire software stack, from neur…al network graph representation down to hardware-specific code generation. Compiler Engineering for AI Hardware provides the definitive technical foundation for designing, building, and optimizing modern AI compilation pipelines.This hands-on guide bridges the critical gap between high-level machine learning frameworks and low-level hardware design. You will explore real-world compiler architectures and learn how to translate deep learning models into highly efficient machine instructions.What You Will MasterMLIR Architecture: Master multi-level IR design, custom dialect creation, and progressive lowering strategies to LLVM IR.TVM and Relay/Relax: Leverage TVM, Relax, and MetaSchedule for graph-level optimizations, operator fusion, and auto-tuning.XLA and PJRT: Understand Google's compiler pipeline, HLO representations, fusion strategies, and hardware runtimes.Custom Backends: Build custom MLIR dialects and target-specific code generation passes for novel hardware targets.Memory and Layout Optimizations: Implement memory planning algorithms, loop transformations, and data layout changes to maximize throughput.Whether you are a hardware architect designing next-generation silicon or a software engineer optimizing deep learning inference, this book delivers the practical code examples, IR listings, and architectural insights needed to build production-grade compiler pipelines. Step into the future of systems engineering and master the AI compiler stack today. This item is printed on demand. Shipping may be from our UK warehouse or from our Australian or US warehouses, depending on stock availability.
