Processor array implementations mapping di gusev marjan (3 risultati)

Autore: 
Titolo: 
Perfeziona con la Ricerca avanzata

Perfeziona la tua ricerca

  • Libri (3)

a

Fascia di prezzo personalizzata (EUR)

a

  • Lingua: Inglese

    Editore: LAP LAMBERT Academic Publishing, 2012

    3659167592 / 9783659167591

    • Brossura

    Da: Mispah books, Redhill, SURRE, Regno UnitoMispah books

    Venditore con 4 stelle
    Contatta il venditore

    Condizione: Usato - Come nuovo

    EUR 178,35

    EUR 29,65 spedizione 
    Spedito da Regno Unito a U.S.A.

    Quantità: 1 disponibile

    Paperback. Condizione: Like New. LIKE NEW. SHIPS FROM MULTIPLE LOCATIONS. book.

  • Lingua: Inglese

    Editore: LAP LAMBERT Academic Publishing, 2012

    3659167592 / 9783659167591

    • Brossura

    Da: preigu, Osnabrück, Germaniapreigu

    Venditore con 5 stelle
    Contatta il venditore

    Condizione: Nuovo

    EUR 316,00

    EUR 70,00 spedizione 
    Spedito da Germania a U.S.A.

    Quantità: 5 disponibili

    Taschenbuch. Condizione: Neu. Processor Array Implementations | Mapping Systems of Affine Recurrence Equations for Digital Signal Processing | Marjan Gusev | Taschenbuch | 288 S. | Englisch | 2012 | LAP LAMBERT Academic Publishing | EAN 9783659167591 | Verantwortliche Person für die EU: preigu GmbH & Co. KG, Lengericher Landstr. 19, 49078 Osnabrück, mail[at]preigu[dot]de | Anbieter: preigu.…

  • Lingua: Inglese

    Editore: LAP LAMBERT Academic Publishing, 2012

    3659167592 / 9783659167591

    • Brossura
    • Print on Demand

    Da: AHA-BUCH GmbH, Einbeck, GermaniaAHA-BUCH GmbH

    Venditore con 5 stelle
    Contatta il venditore

    Condizione: Nuovo

    EUR 79,00

    EUR 35,00 spedizione 
    Spedito da Germania a U.S.A.

    Quantità: 1 disponibile

    Taschenbuch. Condizione: Neu. nach der Bestellung gedruckt Neuware - Printed after ordering - Regular processor array implementations lack efficiency due to limitations set by data dependences in order to enable regular data flow. Efficient processor arrays implement data flow of all variables and avoid static variables that require intensive data loads from memory introducing idle processor activity. Most of existing design methods and techniques that map algorithms onto processor arrays are based on linear mappings and just transform the algorithm dependence graphs in space-time graphs. Obtained processor arrays do not reach the required efficiency, producing bubbles when the processor is not performing a reasonable operation in alternative time moments, i.e. producing idle activity. The results in this research show implementations that can eliminate mentioned problems and can reach maximum efficiency, except for processor data load and store activities. The implementations are based on non-linear transformations that include folding, double mapping and fast systolic designs. There are theoretical and experimental proofs which designs can reach the most efficient processor array implementations by introducing the fastest processors array implementations.…