Importo totale (1 articolo articoli):
Destinazione ordine:
systemverilog verification guide learning (34 risultati)
Vai alla pagina principale dei risultati di ricerca
Filtri di ricerca
Tipo di articolo
- Tutti i tipi di prodotto
- Libri (34)
- Riviste e Giornali (Nessun altro risultato corrispondente a questo perfezionamento)
- Fumetti (Nessun altro risultato corrispondente a questo perfezionamento)
- Spartiti (Nessun altro risultato corrispondente a questo perfezionamento)
- Arte, Stampe e Poster (Nessun altro risultato corrispondente a questo perfezionamento)
- Fotografie (Nessun altro risultato corrispondente a questo perfezionamento)
- Mappe (Nessun altro risultato corrispondente a questo perfezionamento)
- Manoscritti e Collezionismo cartaceo (Nessun altro risultato corrispondente a questo perfezionamento)
Condizioni Maggiori informazioni
- Nuovo (18)
- Come nuovo, Ottimo o Quasi ottimo (8)
- Molto buono o Buono (8)
- Discreto o Mediocre (Nessun altro risultato corrispondente a questo perfezionamento)
- Come descritto (Nessun altro risultato corrispondente a questo perfezionamento)
Legatura
Ulteriori caratteristiche
- Prima ed. (Nessun altro risultato corrispondente a questo perfezionamento)
- Copia autograf. (Nessun altro risultato corrispondente a questo perfezionamento)
- Sovracoperta (Nessun altro risultato corrispondente a questo perfezionamento)
- Con foto (7)
- Non Print on Demand (32)
Lingua (2)
Spedizione gratuita
Paese del venditore
Valutazione venditore
-
Hardcover. Condizione: Good. Connecting readers with great books since 1972! Used textbooks may not include companion materials such as access codes, etc. May have some wear or writing/highlighting. We ship orders daily and Customer Service is our top priority!
-
SystemVerilog for Verification: A Guide to Learning the Testbench Language Features
Da: ThriftBooks-Dallas, Dallas, TX, U.S.A.
Valutazione del venditore 5 su 5 stelle
Hardcover. Condizione: As New. No Jacket. Pages are clean and are not marred by notes or folds of any kind. ~ ThriftBooks: Read More, Spend Less.
-
SystemVerilog for Verification: A Guide to Learning the Testbench Language Features
Da: ThriftBooks-Dallas, Dallas, TX, U.S.A.
Valutazione del venditore 5 su 5 stelle
Hardcover. Condizione: Very Good. No Jacket. May have limited writing in cover pages. Pages are unmarked. ~ ThriftBooks: Read More, Spend Less.
-
SystemVerilog for Verification: A Guide to Learning the Testbench Language Features
Da: CONTINENTAL MEDIA & BEYOND, Ocala, FL, U.S.A.
Valutazione del venditore 5 su 5 stelle
Condizione: Used: Very Good. 2007 hardcover 2nd printing no dust jacket as issued clean unmarked pages cover corners show wear 301 pages J-16.
-
SystemVerilog for Verification: A Guide to Learning the Testbench Language Features
Da: Books From California, Simi Valley, CA, U.S.A.
Valutazione del venditore 4 su 5 stelle
paperback. Condizione: Good.
-
Systemverilog for Verification : A Guide to Learning the Testbench Language Features
Da: Better World Books: West, Reno, NV, U.S.A.
Valutazione del venditore 5 su 5 stelle
Condizione: Very Good. Pages intact with possible writing/highlighting. Binding strong with minor wear. Dust jackets/supplements may not be included. Stock photo provided. Product includes identifying sticker. Better World Books: Buy Books. Do Good.
-
Hardcover. Condizione: Very Good. Connecting readers with great books since 1972! Used books may not include companion materials, and may have some shelf wear or limited writing. We ship orders daily and Customer Service is our top priority!
-
SystemVerilog for Verification: A Guide to Learning the Testbench Language Features
Editore: Springer
Da: Academic Book Solutions, Medford, NY, U.S.A.
Valutazione del venditore 5 su 5 stelle
paperback. Condizione: LikeNew. Used Like New, no missing pages, no damage to binding, may have a remainder mark.
-
SystemVerilog for Verification : A Guide to Learning the Testbench Language Features
Da: GreatBookPrices, Columbia, MD, U.S.A.
Valutazione del venditore 5 su 5 stelle
EUR 66,43
Spedizione EUR 2,27
Spedito in U.S.A.Quantità: Più di 20 disponibili
Aggiungi al carrelloCondizione: New.
-
SystemVerilog for Verification : A Guide to Learning the Testbench Language Features
Da: GreatBookPrices, Columbia, MD, U.S.A.
Valutazione del venditore 5 su 5 stelle
EUR 77,60
Spedizione EUR 2,27
Spedito in U.S.A.Quantità: Più di 20 disponibili
Aggiungi al carrelloCondizione: As New. Unread book in perfect condition.
-
Systemverilog For Verification: A Guide To Learning The Testbench Language Features
Da: Romtrade Corp., STERLING HEIGHTS, MI, U.S.A.
Valutazione del venditore 5 su 5 stelle
Condizione: New. This is a Brand-new US Edition. This Item may be shipped from US or any other country as we have multiple locations worldwide.
-
SystemVerilog for Verification : A Guide to Learning the Testbench Language Features
Da: GreatBookPrices, Columbia, MD, U.S.A.
Valutazione del venditore 5 su 5 stelle
Condizione: good. May show signs of wear, highlighting, writing, and previous use. This item may be a former library book with typical markings. No guarantee on products that contain supplements Your satisfaction is 100% guaranteed. Twenty-five year bookseller with shipments to over fifty million happy customers.
-
SystemVerilog for Verification: A Guide to Learning the Testbench Language Features
Da: DeckleEdge LLC, Albuquerque, NM, U.S.A.
Valutazione del venditore 5 su 5 stelle
hardcover. Condizione: new.
-
SystemVerilog for Verification: A Guide to Learning the Testbench Language Features
Da: Ria Christie Collections, Uxbridge, Regno Unito
Valutazione del venditore 5 su 5 stelle
EUR 72,73
Spedizione EUR 13,86
Spedito da Regno Unito a U.S.A.Quantità: Più di 20 disponibili
Aggiungi al carrelloCondizione: New. In.
-
SystemVerilog for Verification : A Guide to Learning the Testbench Language Features
Da: GreatBookPricesUK, Woodford Green, Regno Unito
Valutazione del venditore 5 su 5 stelle
EUR 72,71
Spedizione EUR 17,35
Spedito da Regno Unito a U.S.A.Quantità: Più di 20 disponibili
Aggiungi al carrelloCondizione: New.
-
SystemVerilog for Verification : A Guide to Learning the Testbench Language Features
Da: GreatBookPricesUK, Woodford Green, Regno Unito
Valutazione del venditore 5 su 5 stelle
EUR 79,84
Spedizione EUR 17,35
Spedito da Regno Unito a U.S.A.Quantità: Più di 20 disponibili
Aggiungi al carrelloCondizione: As New. Unread book in perfect condition.
-
SystemVerilog for Verification : A Guide to Learning the Testbench Language Features
Da: GreatBookPrices, Columbia, MD, U.S.A.
Valutazione del venditore 5 su 5 stelle
Condizione: New.
-
SystemVerilog for Verification: A Guide to Learning the Testbench Language Features
Da: BennettBooksLtd, Los Angeles, CA, U.S.A.
Valutazione del venditore 5 su 5 stelle
hardcover. Condizione: New. In shrink wrap. Looks like an interesting title!
-
SystemVerilog for Verification : A Guide to Learning the Testbench Language Features
Da: GreatBookPricesUK, Woodford Green, Regno Unito
Valutazione del venditore 5 su 5 stelle
EUR 95,62
Spedizione EUR 17,35
Spedito da Regno Unito a U.S.A.Quantità: 4 disponibili
Aggiungi al carrelloCondizione: good. May show signs of wear, highlighting, writing, and previous use. This item may be a former library book with typical markings. No guarantee on products that contain supplements Your satisfaction is 100% guaranteed. Twenty-five year bookseller with shipments to over fifty million happy customers.
-
SystemVerilog for Verification : A Guide to Learning the Testbench Language Features
Da: GreatBookPrices, Columbia, MD, U.S.A.
Valutazione del venditore 5 su 5 stelle
Condizione: As New. Unread book in perfect condition.
-
SystemVerilog for Verification: A Guide to Learning the Testbench Language Features
Da: Revaluation Books, Exeter, Regno Unito
Valutazione del venditore 5 su 5 stelle
EUR 102,00
Spedizione EUR 14,46
Spedito da Regno Unito a U.S.A.Quantità: 2 disponibili
Aggiungi al carrelloPaperback. Condizione: Brand New. 3rd edition. 464 pages. 9.00x6.00x1.25 inches. In Stock.
-
SystemVerilog for Verification : A Guide to Learning the Testbench Language Features
Da: GreatBookPricesUK, Woodford Green, Regno Unito
Valutazione del venditore 5 su 5 stelle
EUR 108,01
Spedizione EUR 17,35
Spedito da Regno Unito a U.S.A.Quantità: 2 disponibili
Aggiungi al carrelloCondizione: New.
-
SystemVerilog for Verification: A Guide to Learning the Testbench Language Features
Lingua: Inglese
Editore: Springer-Verlag New York Inc, 2012
ISBN 10: 1461407141 ISBN 13: 9781461407140
Da: Revaluation Books, Exeter, Regno Unito
Valutazione del venditore 5 su 5 stelle
EUR 119,13
Spedizione EUR 14,46
Spedito da Regno Unito a U.S.A.Quantità: 2 disponibili
Aggiungi al carrelloHardcover. Condizione: Brand New. 3rd edition. 464 pages. 9.00x6.00x1.00 inches. In Stock.
-
EUR 63,80
Spedizione EUR 70,00
Spedito da Germania a U.S.A.Quantità: 5 disponibili
Aggiungi al carrelloTaschenbuch. Condizione: Neu. SystemVerilog for Verification | A Guide to Learning the Testbench Language Features | Chris Spear (u. a.) | Taschenbuch | xliv | Englisch | 2014 | Springer | EAN 9781489995001 | Verantwortliche Person für die EU: Springer Verlag GmbH, Tiergartenstr. 17, 69121 Heidelberg, juergen[dot]hartmann[at]springer[dot]com | Anbieter: preigu.
-
SystemVerilog for Verification: A Guide to Learning the Testbench Language Features
Da: Ria Christie Collections, Uxbridge, Regno Unito
Valutazione del venditore 5 su 5 stelle
EUR 127,63
Spedizione EUR 13,86
Spedito da Regno Unito a U.S.A.Quantità: Più di 20 disponibili
Aggiungi al carrelloCondizione: New. In.
-
EUR 74,46
Spedizione EUR 63,81
Spedito da Germania a U.S.A.Quantità: 1 disponibili
Aggiungi al carrelloTaschenbuch. Condizione: Neu. Druck auf Anfrage Neuware - Printed after ordering - Based on the highly successful second edition, this extended edition of SystemVerilog for Verification: A Guide to Learning the Testbench Language Features teaches all verification features of the SystemVerilog language, providing hundreds of examples to clearly explain the concepts and basic fundamentals. It contains materials for both the full-time verification engineer and the student learning this valuable skill.In the third edition, authors Chris Spear and Greg Tumbush start with how to verify a design, and then use that context to demonstrate the language features, including the advantages and disadvantages of different styles, allowing readers to choose between alternatives. This textbook contains end-of-chapter exercises designed to enhance students' understanding of the material. Other features of this revision include:New sections on static variables, print specifiers, and DPI from the 2009 IEEE language standardDescriptions of UVM features such as factories, the test registry, and the configuration databaseExpanded code samples and explanations Numerous samples that have been tested on the major SystemVerilog simulatorsSystemVerilog for Verification: A Guide to Learning the Testbench Language Features, Third Edition is suitable for use in a one-semester SystemVerilog course on SystemVerilog at the undergraduate or graduate level. Many of the improvements to this new edition were compiled through feedback provided from hundreds of readers.
-
SystemVerilog for Verification : A Guide to Learning the Testbench Language Features
Da: GreatBookPricesUK, Woodford Green, Regno Unito
Valutazione del venditore 5 su 5 stelle
EUR 128,56
Spedizione EUR 17,35
Spedito da Regno Unito a U.S.A.Quantità: 2 disponibili
Aggiungi al carrelloCondizione: As New. Unread book in perfect condition.
-
SystemVerilog for Verification: A Guide to Learning the Testbench Language Features
Da: Mispah books, Redhill, SURRE, Regno Unito
Valutazione del venditore 4 su 5 stelle
EUR 160,85
Spedizione EUR 28,92
Spedito da Regno Unito a U.S.A.Quantità: 1 disponibili
Aggiungi al carrelloHardcover. Condizione: Like New. Like New. book.
-
EUR 122,12
Spedizione EUR 64,61
Spedito da Germania a U.S.A.Quantità: 1 disponibili
Aggiungi al carrelloBuch. Condizione: Neu. Druck auf Anfrage Neuware - Printed after ordering - Based on the highly successful second edition, this extended edition of SystemVerilog for Verification: A Guide to Learning the Testbench Language Features teaches all verification features of the SystemVerilog language, providing hundreds of examples to clearly explain the concepts and basic fundamentals. It contains materials for both the full-time verification engineer and the student learning this valuable skill.In the third edition, authors Chris Spear and Greg Tumbush start with how to verify a design, and then use that context to demonstrate the language features, including the advantages and disadvantages of different styles, allowing readers to choose between alternatives. This textbook contains end-of-chapter exercises designed to enhance students' understanding of the material. Other features of this revision include:New sections on static variables, print specifiers, and DPI from the 2009 IEEE language standardDescriptions of UVM features such as factories, the test registry, and the configuration databaseExpanded code samples and explanations Numerous samples that have been tested on the major SystemVerilog simulatorsSystemVerilog for Verification: A Guide to Learning the Testbench Language Features, Third Edition is suitable for use in a one-semester SystemVerilog course on SystemVerilog at the undergraduate or graduate level. Many of the improvements to this new edition were compiled through feedback provided from hundreds of readers.
-
EUR 124,40
Spedizione EUR 63,52
Spedito da Germania a U.S.A.Quantità: 1 disponibili
Aggiungi al carrelloTaschenbuch. Condizione: Neu. Druck auf Anfrage Neuware - Printed after ordering - SystemVerilog for Verification, Second Edition provides practical information for hardware and software engineers using the SystemVerilog language to verify electronic designs. The author explains methodology concepts for constructing testbenches that are modular and reusable. The book includes extensive coverage of the SystemVerilog 3.1a constructs such as classes, program blocks, randomization, assertions, and functional coverage. It also reviews SystemVerilog 3.0 topics such as interfaces and data types.This second edition contains a new chapter that covers programs and interfaces as well as chapters with updated information on directed testbench and OOP, layered, and random testbench for an ATM switch. This edition also includes a new chapter that covers 'Interfacing to C' and many new and improved examples and explanations. For hardware engineers, the book has several chapters with detailed explanations of Object Oriented Programming based on years of teaching OOP to hundreds of students. For software engineers, there is a wealth of information on testbenches, multithreaded code, and interfacing to hardware designs. The reader only needs to know the Verilog 1995 standard.'The complete book that covers verification concepts and use of system verilog in Verification, taking your from an easy start to advanced concepts with ease.Paul D. Franzon, Alumni Distinguished Professor of ECE, North Carolina State University'.
