Articoli correlati a Vlsi Planarization: Methods, Models, Implementation:...
Sinossi
At the beginning we would like to introduce a refinement. The term 'VLSI planarization' means planarization of a circuit of VLSI, Le. the embedding of a VLSI circuit in the plane by different criteria such as the minimum number of connectors, the minimum total length of connectors, the minimum number of over-the-element routes, etc. A connector is designed to connect the broken sections of a net. It can be implemented in different ways depending on the technology. Connectors for a bipolar VLSI are implemented by diffused tun nels, for instance. By over-the-element route we shall mean a connection which intersects the enclosing rectangle of an element (or a cell). The possibility of the construction such connections during circuit planarization is reflected in element models and can be ensured, for example, by the availability of areas within the rectangles where connections may be routed. VLSI planarization is one of the basic stages (others will be discussed below) of the so called topological (in the mathematical sense) approach to VLSI design. This approach does not lie in the direction of the classical approach to automation of VLSI layout design. In the classical approach to computer aided design the placement and routing problems are solved successively. The topological approach, in contrast, allows one to solve both problems at the same time. This is achieved by constructing a planar embedding of a circuit and obtaining the proper VLSI layout on the basis of it.
Le informazioni nella sezione "Riassunto" possono far riferimento a edizioni diverse di questo titolo.
Recensione
`Altogether, the book is very well written and a good piece of work. All the notions are clearly defined and the proofs are presented in detail. Many pictures illustrate the subjects discussed and help to make things clear and understandable.'
Mathematical Reviews, 98m
Contenuti
Introduction. 1. Discrete Mathematics Fundamentals. 2. Graph Planarization. 3. Hypergraph Planarization. 4. Mathematical Models for VLSI Planarization Problem. 5. Extracting a Maximum Planar VLSI Part. 6. Constructing Nonplanar Connections. 7. Planarization System Structure. References. Index.
Le informazioni nella sezione "Su questo libro" possono far riferimento a edizioni diverse di questo titolo.
Compra nuovo
Visualizza questo articolo
EUR 74,76
EUR 25,61 per la spedizione da U.S.A. a Italia
Destinazione, tempi e costi
Risultati della ricerca per Vlsi Planarization: Methods, Models, Implementation:...
Immagini fornite dal venditore
VLSI Planarization: Methods, Models, Implementation: 399 (Mathematics and Its Applications, 399)
Da: WeBuyBooks, Rossendale, LANCS, Regno Unito
Valutazione del venditore 5 su 5 stelle
Condizione: Good. Most items will be dispatched the same or the next working day. A copy that has been read but remains in clean condition. All of the pages are intact and the cover is intact and the spine may show signs of wear. The book may have minor markings which are not specifically mentioned. Sun damage has caused slight fading to the colours of the cover. Codice articolo wbb0021339559
Quantità: 1 disponibili
Foto dell'editore
VLSI Planarization : Methods, Models, Implementation
Editore:
Springer Netherlands, 1997
ISBN 10: 079234510X
ISBN 13: 9780792345107
Antico o usato
Rilegato
Da: Buchpark, Trebbin, Germania
Valutazione del venditore 5 su 5 stelle
Condizione: Sehr gut. Zustand: Sehr gut | Sprache: Englisch | Produktart: Bücher. Codice articolo 3017997/202
Quantità: 1 disponibili
Foto dell'editore
VLSI Planarization: Methods, Models, Implementation
Editore:
Springer, New York
ISBN 10: 079234510X
ISBN 13: 9780792345107
Antico o usato
Rilegato
Prima edizione
Da: Alien Bindings, BALTIMORE, MD, U.S.A.
Valutazione del venditore 5 su 5 stelle
Hardcover. Condizione: Very Good. No Jacket. First Edition. Ex research library book. The covers look great. The binding is tight. The pages are clean and unmarked. Electronic delivery tracking will be issued free of charge. Codice articolo 09063
Quantità: 1 disponibili
Foto dell'editore
VLSI Planarization: Methods, Models, Implementation (Mathematics and Its Applications, 399)
Da: BOOKWEST, Phoenix, AZ, U.S.A.
Valutazione del venditore 5 su 5 stelle
Hardcover. Condizione: New. US SELLER SHIPS FAST FROM USA. Codice articolo 147D1-ORD1-079234510X-HC-1P1-lb-Orng
Quantità: 1 disponibili
Immagini fornite dal venditore
VLSI Planarization
Print on DemandDa: moluna, Greven, Germania
Valutazione del venditore 4 su 5 stelle
Condizione: New. Dieser Artikel ist ein Print on Demand Artikel und wird nach Ihrer Bestellung fuer Sie gedruckt. At the beginning we would like to introduce a refinement. The term VLSI planarization means planarization of a circuit of VLSI, Le. the embedding of a VLSI circuit in the plane by different criteria such as the minimum number of connectors, the minimum to. Codice articolo 447069218
Quantità: Più di 20 disponibili
Immagini fornite dal venditore
VLSI Planarization
Editore:
Springer Netherlands Apr 1997, 1997
ISBN 10: 079234510X
ISBN 13: 9780792345107
Nuovo
Rilegato
Da: BuchWeltWeit Ludwig Meier e.K., Bergisch Gladbach, Germania
Valutazione del venditore 5 su 5 stelle
Buch. Condizione: Neu. This item is printed on demand - it takes 3-4 days longer - Neuware -At the beginning we would like to introduce a refinement. The term 'VLSI planarization' means planarization of a circuit of VLSI, Le. the embedding of a VLSI circuit in the plane by different criteria such as the minimum number of connectors, the minimum total length of connectors, the minimum number of over-the-element routes, etc. A connector is designed to connect the broken sections of a net. It can be implemented in different ways depending on the technology. Connectors for a bipolar VLSI are implemented by diffused tun nels, for instance. By over-the-element route we shall mean a connection which intersects the enclosing rectangle of an element (or a cell). The possibility of the construction such connections during circuit planarization is reflected in element models and can be ensured, for example, by the availability of areas within the rectangles where connections may be routed. VLSI planarization is one of the basic stages (others will be discussed below) of the so called topological (in the mathematical sense) approach to VLSI design. This approach does not lie in the direction of the classical approach to automation of VLSI layout design. In the classical approach to computer aided design the placement and routing problems are solved successively. The topological approach, in contrast, allows one to solve both problems at the same time. This is achieved by constructing a planar embedding of a circuit and obtaining the proper VLSI layout on the basis of it. 196 pp. Englisch. Codice articolo 9780792345107
Quantità: 2 disponibili
Immagini fornite dal venditore
Vlsi Planarization : Methods, Models, Implementation
Da: GreatBookPrices, Columbia, MD, U.S.A.
Valutazione del venditore 5 su 5 stelle
Condizione: New. Codice articolo 755611-n
Quantità: Più di 20 disponibili
Immagini fornite dal venditore
VLSI Planarization
Editore:
Springer Netherlands, Springer Netherlands Apr 1997, 1997
ISBN 10: 079234510X
ISBN 13: 9780792345107
Nuovo
Rilegato
Da: buchversandmimpf2000, Emtmannsberg, BAYE, Germania
Valutazione del venditore 5 su 5 stelle
Buch. Condizione: Neu. Neuware -At the beginning we would like to introduce a refinement. The term 'VLSI planarization' means planarization of a circuit of VLSI, Le. the embedding of a VLSI circuit in the plane by different criteria such as the minimum number of connectors, the minimum total length of connectors, the minimum number of over-the-element routes, etc. A connector is designed to connect the broken sections of a net. It can be implemented in different ways depending on the technology. Connectors for a bipolar VLSI are implemented by diffused tun nels, for instance. By over-the-element route we shall mean a connection which intersects the enclosing rectangle of an element (or a cell). The possibility of the construction such connections during circuit planarization is reflected in element models and can be ensured, for example, by the availability of areas within the rectangles where connections may be routed. VLSI planarization is one of the basic stages (others will be discussed below) of the so called topological (in the mathematical sense) approach to VLSI design. This approach does not lie in the direction of the classical approach to automation of VLSI layout design. In the classical approach to computer aided design the placement and routing problems are solved successively. The topological approach, in contrast, allows one to solve both problems at the same time. This is achieved by constructing a planar embedding of a circuit and obtaining the proper VLSI layout on the basis of it.Springer Verlag GmbH, Tiergartenstr. 17, 69121 Heidelberg 196 pp. Englisch. Codice articolo 9780792345107
Quantità: 2 disponibili
Foto dell'editore
VLSI Planarization: Methods, Models, Implementation (Mathematics and Its Applications, 399)
Da: Ria Christie Collections, Uxbridge, Regno Unito
Valutazione del venditore 5 su 5 stelle
Condizione: New. In. Codice articolo ria9780792345107_new
Quantità: Più di 20 disponibili
Immagini fornite dal venditore
VLSI Planarization : Methods, Models, Implementation
Editore:
Springer Netherlands, Springer Netherlands, 1997
ISBN 10: 079234510X
ISBN 13: 9780792345107
Nuovo
Rilegato
Da: AHA-BUCH GmbH, Einbeck, Germania
Valutazione del venditore 5 su 5 stelle
Buch. Condizione: Neu. Druck auf Anfrage Neuware - Printed after ordering - At the beginning we would like to introduce a refinement. The term 'VLSI planarization' means planarization of a circuit of VLSI, Le. the embedding of a VLSI circuit in the plane by different criteria such as the minimum number of connectors, the minimum total length of connectors, the minimum number of over-the-element routes, etc. A connector is designed to connect the broken sections of a net. It can be implemented in different ways depending on the technology. Connectors for a bipolar VLSI are implemented by diffused tun nels, for instance. By over-the-element route we shall mean a connection which intersects the enclosing rectangle of an element (or a cell). The possibility of the construction such connections during circuit planarization is reflected in element models and can be ensured, for example, by the availability of areas within the rectangles where connections may be routed. VLSI planarization is one of the basic stages (others will be discussed below) of the so called topological (in the mathematical sense) approach to VLSI design. This approach does not lie in the direction of the classical approach to automation of VLSI layout design. In the classical approach to computer aided design the placement and routing problems are solved successively. The topological approach, in contrast, allows one to solve both problems at the same time. This is achieved by constructing a planar embedding of a circuit and obtaining the proper VLSI layout on the basis of it. Codice articolo 9780792345107
Quantità: 1 disponibili