Principles of Verifiable RTL Design: A Functional Coding Style Supporting Verification Processes in Verilog - Rilegato

Bening, Lionel

 
9780792377887: Principles of Verifiable RTL Design: A Functional Coding Style Supporting Verification Processes in Verilog

Sinossi

Explaining how you can write Verilog to describe chip designs at the RT-level in a manner that co-operates with verification processes, this text focuses on how this co-operation can return an order of magnitude improvement in performance and capacity from tools such as simulation and equivalence checkers. It reduces the labour costs of coverage and formal model checking by facilitating communication between the design engineer and the verification engineer. It also orients the RTL style to provide more useful results from the overall verification process.

Le informazioni nella sezione "Riassunto" possono far riferimento a edizioni diverse di questo titolo.

Product Description

Book by Bening Lionel Foster Harry D

Le informazioni nella sezione "Su questo libro" possono far riferimento a edizioni diverse di questo titolo.

Altre edizioni note dello stesso titolo

9781475773132: Principles of Verifiable RTL Design: A functional coding style supporting verification processes in Verilog

Edizione in evidenza

ISBN 10:  1475773137 ISBN 13:  9781475773132
Casa editrice: Springer, 2013
Brossura